Home
last modified time | relevance | path

Searched +full:0 +full:xd4011000 (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.10/Documentation/devicetree/bindings/i2c/
Di2c-pxa.yaml66 reg = <0xd4011000 0x1000>;
71 #size-cells = <0>;
/Linux-v5.10/arch/arm/boot/dts/
Dpxa168.dtsi32 reg = <0xd4200000 0x00200000>;
39 reg = <0xd4282000 0x1000>;
49 reg = <0xd4000000 0x00200000>;
54 reg = <0xd4014000 0x100>;
60 reg = <0xd4017000 0x1000>;
70 reg = <0xd4018000 0x1000>;
80 reg = <0xd4026000 0x1000>;
92 reg = <0xd4019000 0x1000>;
104 reg = <0xd4019000 0x4>;
108 reg = <0xd4019004 0x4>;
[all …]
Dpxa910.dtsi30 marvell,tauros2-cache-features = <0x3>;
37 reg = <0xd4200000 0x00200000>;
44 reg = <0xd4282000 0x1000>;
54 reg = <0xd4000000 0x00200000>;
59 reg = <0xd4014000 0x100>;
65 reg = <0xd4016000 0x100>;
72 reg = <0xd4017000 0x1000>;
82 reg = <0xd4018000 0x1000>;
92 reg = <0xd4036000 0x1000>;
104 reg = <0xd4019000 0x1000>;
[all …]
Dmmp2.dtsi32 marvell,tauros2-cache-features = <0x3>;
39 reg = <0xd4200000 0x00200000>;
44 reg = <0xd420d000 0x4000>;
57 reg = <0xd4282000 0x1000>;
66 reg = <0x150 0x4>, <0x168 0x4>;
76 reg = <0x154 0x4>, <0x16c 0x4>;
87 reg = <0x180 0x4>, <0x17c 0x4>;
97 reg = <0x158 0x4>, <0x170 0x4>;
107 reg = <0x15c 0x4>, <0x174 0x4>;
117 reg = <0x160 0x4>, <0x178 0x4>;
[all …]
Dmmp3.dtsi16 #size-cells = <0>;
19 cpu@0 {
23 reg = <0>;
45 reg = <0xd4200000 0x00200000>;
52 reg = <0xd4282000 0x1000>,
53 <0xd4284000 0x100>;
62 reg = <0x150 0x4>, <0x168 0x4>;
72 reg = <0x154 0x4>, <0x16c 0x4>;
82 reg = <0x1bc 0x4>, <0x1a4 0x4>;
92 reg = <0x1c0 0x4>, <0x1a8 0x4>;
[all …]
/Linux-v5.10/arch/arm/mach-mmp/
Dmmp2.c32 #define MFPR_VIRT_BASE (APB_VIRT_BASE + 0x1e000)
36 MFP_ADDR_X(GPIO0, GPIO58, 0x54),
37 MFP_ADDR_X(GPIO59, GPIO73, 0x280),
38 MFP_ADDR_X(GPIO74, GPIO101, 0x170),
40 MFP_ADDR(GPIO102, 0x0),
41 MFP_ADDR(GPIO103, 0x4),
42 MFP_ADDR(GPIO104, 0x1fc),
43 MFP_ADDR(GPIO105, 0x1f8),
44 MFP_ADDR(GPIO106, 0x1f4),
45 MFP_ADDR(GPIO107, 0x1f0),
[all …]
Dpxa910.c30 #define MFPR_VIRT_BASE (APB_VIRT_BASE + 0x1e000)
34 MFP_ADDR_X(GPIO0, GPIO54, 0xdc),
35 MFP_ADDR_X(GPIO67, GPIO98, 0x1b8),
36 MFP_ADDR_X(GPIO100, GPIO109, 0x238),
38 MFP_ADDR(GPIO123, 0xcc),
39 MFP_ADDR(GPIO124, 0xd0),
41 MFP_ADDR(DF_IO0, 0x40),
42 MFP_ADDR(DF_IO1, 0x3c),
43 MFP_ADDR(DF_IO2, 0x38),
44 MFP_ADDR(DF_IO3, 0x34),
[all …]
Dpxa168.c32 #define MFPR_VIRT_BASE (APB_VIRT_BASE + 0x1e000)
36 MFP_ADDR_X(GPIO0, GPIO36, 0x04c),
37 MFP_ADDR_X(GPIO37, GPIO55, 0x000),
38 MFP_ADDR_X(GPIO56, GPIO123, 0x0e0),
39 MFP_ADDR_X(GPIO124, GPIO127, 0x0f4),
54 pxa168_clk_init(APB_PHYS_BASE + 0x50000, in pxa168_init()
55 AXI_PHYS_BASE + 0x82800, in pxa168_init()
56 APB_PHYS_BASE + 0x15000); in pxa168_init()
59 return 0; in pxa168_init()
65 #define APBC_TIMERS APBC_REG(0x34)
[all …]