Home
last modified time | relevance | path

Searched +full:0 +full:x4080 (Results 1 – 25 of 57) sorted by relevance

123

/Linux-v5.15/drivers/remoteproc/
Dmtk_common.h15 #define MT8183_SW_RSTN 0x0
16 #define MT8183_SW_RSTN_BIT BIT(0)
17 #define MT8183_SCP_TO_HOST 0x1C
18 #define MT8183_SCP_IPC_INT_BIT BIT(0)
20 #define MT8183_HOST_TO_SCP 0x28
21 #define MT8183_HOST_IPC_INT_BIT BIT(0)
22 #define MT8183_WDT_CFG 0x84
23 #define MT8183_SCP_CLK_SW_SEL 0x4000
24 #define MT8183_SCP_CLK_DIV_SEL 0x4024
25 #define MT8183_SCP_SRAM_PDN 0x402C
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/mfd/
Dti,j721e-system-controller.yaml46 "^mux-controller@[0-9a-f]+$":
64 reg = <0x00100000 0x1c000>;
71 reg = <0x00004080 0x50>;
75 <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
76 <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */
77 <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */
78 <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */
79 <0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>;
/Linux-v5.15/drivers/ntb/hw/intel/
Dntb_hw_gen3.h50 #define GEN3_IMBAR1SZ_OFFSET 0x00d0
51 #define GEN3_IMBAR2SZ_OFFSET 0x00d1
52 #define GEN3_EMBAR1SZ_OFFSET 0x00d2
53 #define GEN3_EMBAR2SZ_OFFSET 0x00d3
54 #define GEN3_DEVCTRL_OFFSET 0x0098
55 #define GEN3_DEVSTS_OFFSET 0x009a
56 #define GEN3_UNCERRSTS_OFFSET 0x014c
57 #define GEN3_CORERRSTS_OFFSET 0x0158
58 #define GEN3_LINK_STATUS_OFFSET 0x01a2
60 #define GEN3_NTBCNTL_OFFSET 0x0000
[all …]
/Linux-v5.15/drivers/gpu/drm/radeon/reg_srcs/
Drv5151 rv515 0x6d40
2 0x1434 SRC_Y_X
3 0x1438 DST_Y_X
4 0x143C DST_HEIGHT_WIDTH
5 0x146C DP_GUI_MASTER_CNTL
6 0x1474 BRUSH_Y_X
7 0x1478 DP_BRUSH_BKGD_CLR
8 0x147C DP_BRUSH_FRGD_CLR
9 0x1480 BRUSH_DATA0
10 0x1484 BRUSH_DATA1
[all …]
/Linux-v5.15/arch/powerpc/include/asm/
Dspu.h23 #define MFC_PUT_CMD 0x20
24 #define MFC_PUTS_CMD 0x28
25 #define MFC_PUTR_CMD 0x30
26 #define MFC_PUTF_CMD 0x22
27 #define MFC_PUTB_CMD 0x21
28 #define MFC_PUTFS_CMD 0x2A
29 #define MFC_PUTBS_CMD 0x29
30 #define MFC_PUTRF_CMD 0x32
31 #define MFC_PUTRB_CMD 0x31
32 #define MFC_PUTL_CMD 0x24
[all …]
/Linux-v5.15/arch/mips/netlogic/common/
Dreset.S54 XLP_IO_SYS_OFFSET(0) + XLP_IO_PCI_HDRSZ + \
62 lui t2, 0x4080 /* Enable Unaligned Access, L2HPE */
68 ori t1, 0x1000 /* Enable Icache partitioning */
72 lui t1, 0x0100 /* Disable BRU accepting ALU ops */
96 slt t1, t0, 0x1200
103 li t2, 0 /* index */
104 li t3, 0x1000 /* loop count */
108 ori v1, v0, 0x3 /* way0 | write_enable | write_active */
112 andi v1, 0x1 /* wait for write_active == 0 */
116 ori v1, v0, 0x7 /* way1 | write_enable | write_active */
[all …]
/Linux-v5.15/drivers/net/ethernet/chelsio/cxgb4/
Dt4_pci_id_tbl.h46 * -- The PCI Function Number to use in the PCI Device ID Table. "0"
73 /* T4 and later ASICs use a PCI Device ID scheme of 0xVFPP where:
76 * F = "0" for PF 0..3; "4".."7" for PF4..7; and "8" for VFs
97 CH_PCI_ID_TABLE_FENTRY(0x4000), /* T440-dbg */
98 CH_PCI_ID_TABLE_FENTRY(0x4001), /* T420-cr */
99 CH_PCI_ID_TABLE_FENTRY(0x4002), /* T422-cr */
100 CH_PCI_ID_TABLE_FENTRY(0x4003), /* T440-cr */
101 CH_PCI_ID_TABLE_FENTRY(0x4004), /* T420-bch */
102 CH_PCI_ID_TABLE_FENTRY(0x4005), /* T440-bch */
103 CH_PCI_ID_TABLE_FENTRY(0x4006), /* T440-ch */
[all …]
/Linux-v5.15/arch/arm/boot/dts/
Dimx28-pinfunc.h19 #define MX28_PAD_GPMI_D00__GPMI_D0 0x0000
20 #define MX28_PAD_GPMI_D01__GPMI_D1 0x0010
21 #define MX28_PAD_GPMI_D02__GPMI_D2 0x0020
22 #define MX28_PAD_GPMI_D03__GPMI_D3 0x0030
23 #define MX28_PAD_GPMI_D04__GPMI_D4 0x0040
24 #define MX28_PAD_GPMI_D05__GPMI_D5 0x0050
25 #define MX28_PAD_GPMI_D06__GPMI_D6 0x0060
26 #define MX28_PAD_GPMI_D07__GPMI_D7 0x0070
27 #define MX28_PAD_GPMI_CE0N__GPMI_CE0N 0x0100
28 #define MX28_PAD_GPMI_CE1N__GPMI_CE1N 0x0110
[all …]
/Linux-v5.15/drivers/video/fbdev/
Dhpfb.c34 #define TC_NBLANK 0x4080
35 #define TC_WEN 0x4088
36 #define TC_REN 0x408c
37 #define TC_FBEN 0x4090
38 #define TC_PRR 0x40ea
41 #define RR_CLEAR 0x0
42 #define RR_COPY 0x3
43 #define RR_NOOP 0x5
44 #define RR_XOR 0x6
45 #define RR_INVERT 0xa
[all …]
Dgxt4500.c18 #define PCI_DEVICE_ID_IBM_GXT4500P 0x21c
19 #define PCI_DEVICE_ID_IBM_GXT6500P 0x21b
20 #define PCI_DEVICE_ID_IBM_GXT4000P 0x16e
21 #define PCI_DEVICE_ID_IBM_GXT6000P 0x170
26 #define CFG_ENDIAN0 0x40
29 #define STATUS 0x1000
30 #define CTRL_REG0 0x1004
31 #define CR0_HALT_DMA 0x4
32 #define CR0_RASTER_RESET 0x8
33 #define CR0_GEOM_RESET 0x10
[all …]
/Linux-v5.15/include/linux/mfd/wm831x/
Dcore.h25 #define WM831X_RESET_ID 0x00
26 #define WM831X_REVISION 0x01
27 #define WM831X_PARENT_ID 0x4000
28 #define WM831X_SYSVDD_CONTROL 0x4001
29 #define WM831X_THERMAL_MONITORING 0x4002
30 #define WM831X_POWER_STATE 0x4003
31 #define WM831X_WATCHDOG 0x4004
32 #define WM831X_ON_PIN_CONTROL 0x4005
33 #define WM831X_RESET_CONTROL 0x4006
34 #define WM831X_CONTROL_INTERFACE 0x4007
[all …]
/Linux-v5.15/sound/soc/codecs/
Dadau1781.c24 #define ADAU1781_DMIC_BEEP_CTRL 0x4008
25 #define ADAU1781_LEFT_PGA 0x400e
26 #define ADAU1781_RIGHT_PGA 0x400f
27 #define ADAU1781_LEFT_PLAYBACK_MIXER 0x401c
28 #define ADAU1781_RIGHT_PLAYBACK_MIXER 0x401e
29 #define ADAU1781_MONO_PLAYBACK_MIXER 0x401f
30 #define ADAU1781_LEFT_LINEOUT 0x4025
31 #define ADAU1781_RIGHT_LINEOUT 0x4026
32 #define ADAU1781_SPEAKER 0x4027
33 #define ADAU1781_BEEP_ZC 0x4028
[all …]
Drt1011.c39 { RT1011_POWER_9, 0xa840 },
41 { RT1011_ADC_SET_5, 0x0a20 },
42 { RT1011_DAC_SET_2, 0xa032 },
44 { RT1011_SPK_PRO_DC_DET_1, 0xb00c },
45 { RT1011_SPK_PRO_DC_DET_2, 0xcccc },
47 { RT1011_A_TIMING_1, 0x6054 },
49 { RT1011_POWER_7, 0x3e55 },
50 { RT1011_POWER_8, 0x0520 },
51 { RT1011_BOOST_CON_1, 0xe188 },
52 { RT1011_POWER_4, 0x16f2 },
[all …]
/Linux-v5.15/arch/alpha/include/asm/
Dcore_mcpcia.h58 * 00 00 Byte 1110 0x000
59 * 01 00 Byte 1101 0x020
60 * 10 00 Byte 1011 0x040
61 * 11 00 Byte 0111 0x060
63 * 00 01 Word 1100 0x008
64 * 01 01 Word 1001 0x028 <= Not supported in this code.
65 * 10 01 Word 0011 0x048
67 * 00 10 Tribyte 1000 0x010
68 * 01 10 Tribyte 0001 0x030
70 * 10 11 Longword 0000 0x058
[all …]
/Linux-v5.15/drivers/net/ethernet/tehuti/
Dtehuti.h81 # define L32_64(x) (u32) ((u64)(x) & 0xffffffff)
83 # define H32_64(x) 0
105 # define NETDEV_TX_OK 0
134 #define GET_INT_COAL(x) GET_BITS_SHIFT(x, 15, 0)
189 * if len == 0 addr is dma
190 * if len != 0 addr is skb */
207 u64 InUCast; /* 0x7200 */
208 u64 InMCast; /* 0x7210 */
209 u64 InBCast; /* 0x7220 */
210 u64 InPkts; /* 0x7230 */
[all …]
/Linux-v5.15/drivers/net/ethernet/agere/
Det131x.h53 #define LBCIF_DWORD0_GROUP 0xAC
54 #define LBCIF_DWORD1_GROUP 0xB0
57 #define LBCIF_ADDRESS_REGISTER 0xAC
58 #define LBCIF_DATA_REGISTER 0xB0
59 #define LBCIF_CONTROL_REGISTER 0xB1
60 #define LBCIF_STATUS_REGISTER 0xB2
63 #define LBCIF_CONTROL_SEQUENTIAL_READ 0x01
64 #define LBCIF_CONTROL_PAGE_WRITE 0x02
65 #define LBCIF_CONTROL_EEPROM_RELOAD 0x08
66 #define LBCIF_CONTROL_TWO_BYTE_ADDR 0x20
[all …]
/Linux-v5.15/drivers/net/ethernet/hisilicon/hns/
Dhns_dsaf_misc.c12 HNS_OP_RESET_FUNC = 0x1,
13 HNS_OP_SERDES_LP_FUNC = 0x2,
14 HNS_OP_LED_SET_FUNC = 0x3,
15 HNS_OP_GET_PORT_TYPE_FUNC = 0x4,
16 HNS_OP_GET_SFP_STAT_FUNC = 0x5,
17 HNS_OP_LOCATE_LED_SET_FUNC = 0x6,
21 HNS_DSAF_RESET_FUNC = 0x1,
22 HNS_PPE_RESET_FUNC = 0x2,
23 HNS_XGE_RESET_FUNC = 0x4,
24 HNS_GE_RESET_FUNC = 0x5,
[all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/westmereep-dp/
Dmemory.json3 "EventCode": "0x5",
4 "Counter": "0,1,2,3",
5 "UMask": "0x2",
11 "EventCode": "0xB7, 0xBB",
12 "MSRValue": "0x3011",
13 "Counter": "0,1,2,3",
14 "UMask": "0x1",
16 "MSRIndex": "0x1a6,0x1a7",
22 "EventCode": "0xB7, 0xBB",
23 "MSRValue": "0xf811",
[all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/westmereep-sp/
Dmemory.json3 "EventCode": "0xB7, 0xBB",
4 "MSRValue": "0x6011",
5 "Counter": "0,1,2,3",
6 "UMask": "0x1",
8 "MSRIndex": "0x1a6,0x1a7",
14 "EventCode": "0xB7, 0xBB",
15 "MSRValue": "0xF811",
16 "Counter": "0,1,2,3",
17 "UMask": "0x1",
19 "MSRIndex": "0x1a6,0x1a7",
[all …]
/Linux-v5.15/drivers/scsi/qla2xxx/
Dqla_dbg.c13 * | Module Init and Probe | 0x0199 | |
14 * | Mailbox commands | 0x1206 | 0x11a5-0x11ff |
15 * | Device Discovery | 0x2134 | 0x210e-0x2115 |
16 * | | | 0x211c-0x2128 |
17 * | | | 0x212c-0x2134 |
18 * | Queue Command and IO tracing | 0x3074 | 0x300b |
19 * | | | 0x3027-0x3028 |
20 * | | | 0x303d-0x3041 |
21 * | | | 0x302d,0x3033 |
22 * | | | 0x3036,0x3038 |
[all …]
/Linux-v5.15/drivers/irqchip/
Dirq-apple-aic.c38 * - <0 nr flags> - hwirq #nr
40 * - nr=0 Physical HV timer
68 #define AIC_INFO 0x0004
69 #define AIC_INFO_NR_HW GENMASK(15, 0)
71 #define AIC_CONFIG 0x0010
73 #define AIC_WHOAMI 0x2000
74 #define AIC_EVENT 0x2004
76 #define AIC_EVENT_NUM GENMASK(15, 0)
83 #define AIC_IPI_SEND 0x2008
84 #define AIC_IPI_ACK 0x200c
[all …]
/Linux-v5.15/arch/arm64/boot/dts/ti/
Dk3-j7200-main.dtsi10 #clock-cells = <0>;
18 reg = <0x00 0x70000000 0x00 0x100000>;
21 ranges = <0x00 0x00 0x70000000 0x100000>;
23 atf-sram@0 {
24 reg = <0x00 0x20000>;
30 reg = <0x00 0x00100000 0x00 0x1c000>;
33 ranges = <0x00 0x00 0x00100000 0x1c000>;
38 mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
39 <0x4088 0x3>, <0x408c 0x3>; /* SERDES0 lane2/3 select */
45 mux-reg-masks = <0x4000 0x8000000>; /* USB0 to SERDES0 lane 1/3 mux */
[all …]
/Linux-v5.15/drivers/clk/imx/
Dclk-imx8mn.c310 hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx8mn_clocks_probe()
319 base = of_iomap(np, 0); in imx8mn_clocks_probe()
326 …hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_se… in imx8mn_clocks_probe()
327 …hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_s… in imx8mn_clocks_probe()
328 …hws[IMX8MN_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_s… in imx8mn_clocks_probe()
329 …hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels,… in imx8mn_clocks_probe()
330 …hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, A… in imx8mn_clocks_probe()
331 …hws[IMX8MN_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, A… in imx8mn_clocks_probe()
332 …hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, A… in imx8mn_clocks_probe()
333 …hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels… in imx8mn_clocks_probe()
[all …]
Dclk-imx8mq.c299 hws[IMX8MQ_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx8mq_clocks_probe()
309 base = of_iomap(np, 0); in imx8mq_clocks_probe()
314 …hws[IMX8MQ_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x28, 16, 2, pll_ref_sels, … in imx8mq_clocks_probe()
315 …hws[IMX8MQ_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x18, 16, 2, pll_ref_sels, … in imx8mq_clocks_probe()
316 …hws[IMX8MQ_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x20, 16, 2, pll_ref_sels, … in imx8mq_clocks_probe()
317 …hws[IMX8MQ_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 16, 2, pll_ref_s… in imx8mq_clocks_probe()
318 …hws[IMX8MQ_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x8, 16, 2, pll_ref_s… in imx8mq_clocks_probe()
319 …hws[IMX8MQ_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x10, 16, 2, pll_ref_… in imx8mq_clocks_probe()
320 …hws[IMX8MQ_SYS3_PLL1_REF_SEL] = imx_clk_hw_mux("sys3_pll1_ref_sel", base + 0x48, 0, 2, pll_ref_sel… in imx8mq_clocks_probe()
321 …hws[IMX8MQ_DRAM_PLL1_REF_SEL] = imx_clk_hw_mux("dram_pll1_ref_sel", base + 0x60, 0, 2, pll_ref_sel… in imx8mq_clocks_probe()
[all …]
/Linux-v5.15/drivers/net/ethernet/marvell/octeontx2/af/
Drvu_reg.h12 #define RVU_AF_MSIXTR_BASE (0x10)
13 #define RVU_AF_ECO (0x20)
14 #define RVU_AF_BLK_RST (0x30)
15 #define RVU_AF_PF_BAR4_ADDR (0x40)
16 #define RVU_AF_RAS (0x100)
17 #define RVU_AF_RAS_W1S (0x108)
18 #define RVU_AF_RAS_ENA_W1S (0x110)
19 #define RVU_AF_RAS_ENA_W1C (0x118)
20 #define RVU_AF_GEN_INT (0x120)
21 #define RVU_AF_GEN_INT_W1S (0x128)
[all …]

123