Home
last modified time | relevance | path

Searched +full:0 +full:x10017000 (Results 1 – 10 of 10) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/rtc/
Darm,pl031.yaml55 reg = <0x10017000 0x1000>;
/Linux-v6.1/arch/arm/boot/dts/
Darm-realview-eb.dtsi43 /* 128 MiB memory @ 0x0 */
44 reg = <0x00000000 0x08000000>;
48 vmmc: fixedregulator@0 {
57 #clock-cells = <0>;
63 #clock-cells = <0>;
71 #clock-cells = <0>;
79 #clock-cells = <0>;
87 #clock-cells = <0>;
95 #clock-cells = <0>;
103 #clock-cells = <0>;
[all …]
Darm-realview-pbx.dtsi44 /* 128 MiB memory @ 0x0 */
45 reg = <0x00000000 0x08000000>;
66 #clock-cells = <0>;
72 #clock-cells = <0>;
78 #clock-cells = <0>;
86 #clock-cells = <0>;
94 #clock-cells = <0>;
102 #clock-cells = <0>;
110 #clock-cells = <0>;
118 #clock-cells = <0>;
[all …]
Dimx27.dtsi47 reg = <0x10040000 0x1000>;
53 #clock-cells = <0>;
59 #size-cells = <0>;
62 cpu: cpu@0 {
64 reg = <0>;
88 reg = <0x10000000 0x20000>;
93 reg = <0x10001000 0x1000>;
104 reg = <0x10002000 0x1000>;
111 reg = <0x10003000 0x1000>;
120 reg = <0x10004000 0x1000>;
[all …]
Darm-realview-pb1176.dts45 /* 128 MiB memory @ 0x0 */
46 reg = <0x00000000 0x08000000>;
67 #clock-cells = <0>;
73 #clock-cells = <0>;
81 #clock-cells = <0>;
89 #clock-cells = <0>;
97 #clock-cells = <0>;
105 #clock-cells = <0>;
113 pclk: pclk@0 {
114 #clock-cells = <0>;
[all …]
Darm-realview-pb11mp.dts45 * The PB11MPCore has 512 MiB memory @ 0x70000000
46 * and the first 256 are also remapped @ 0x00000000
48 reg = <0x70000000 0x20000000>;
53 #size-cells = <0>;
56 MP11_0: cpu@0 {
59 reg = <0>;
91 reg = <0x1f001000 0x1000>,
92 <0x1f000100 0x100>;
97 reg = <0x1f002000 0x1000>;
99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>,
[all …]
/Linux-v6.1/arch/arm64/boot/dts/mediatek/
Dmt8186.dtsi23 #size-cells = <0>;
63 cpu0: cpu@0 {
66 reg = <0x000>;
78 reg = <0x100>;
90 reg = <0x200>;
102 reg = <0x300>;
114 reg = <0x400>;
126 reg = <0x500>;
138 reg = <0x600>;
150 reg = <0x700>;
[all …]
Dmt8192.dtsi34 #clock-cells = <0>;
41 #clock-cells = <0>;
48 #size-cells = <0>;
50 cpu0: cpu@0 {
53 reg = <0x000>;
64 reg = <0x100>;
75 reg = <0x200>;
86 reg = <0x300>;
97 reg = <0x400>;
108 reg = <0x500>;
[all …]
Dmt8183.dtsi293 #size-cells = <0>;
327 cpu0: cpu@0 {
330 reg = <0x000>;
346 reg = <0x001>;
362 reg = <0x002>;
378 reg = <0x003>;
394 reg = <0x100>;
410 reg = <0x101>;
426 reg = <0x102>;
442 reg = <0x103>;
[all …]
Dmt8195.dtsi30 #size-cells = <0>;
32 cpu0: cpu@0 {
35 reg = <0x000>;
37 performance-domains = <&performance 0>;
48 reg = <0x100>;
50 performance-domains = <&performance 0>;
61 reg = <0x200>;
63 performance-domains = <&performance 0>;
74 reg = <0x300>;
76 performance-domains = <&performance 0>;
[all …]