/Linux-v6.1/arch/arm/boot/dts/ |
D | mt8135.dtsi | 42 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x000>; 54 reg = <0x001>; 60 reg = <0x100>; 66 reg = <0x101>; 77 reg = <0 0x80002000 0 0x1000>; 90 #clock-cells = <0>; 96 #clock-cells = <0>; 101 #clock-cells = <0>; [all …]
|
D | arm-realview-eb.dtsi | 43 /* 128 MiB memory @ 0x0 */ 44 reg = <0x00000000 0x08000000>; 48 vmmc: fixedregulator@0 { 57 #clock-cells = <0>; 63 #clock-cells = <0>; 71 #clock-cells = <0>; 79 #clock-cells = <0>; 87 #clock-cells = <0>; 95 #clock-cells = <0>; 103 #clock-cells = <0>; [all …]
|
D | mt7629.dtsi | 24 #size-cells = <0>; 27 cpu0: cpu@0 { 30 reg = <0x0>; 38 reg = <0x1>; 51 clk20m: oscillator-0 { 53 #clock-cells = <0>; 60 #clock-cells = <0>; 83 reg = <0x10000000 0x1000>; 89 reg = <0x10002000 0x1000>; 97 reg = <0x10006000 0x1000>; [all …]
|
D | arm-realview-pbx.dtsi | 44 /* 128 MiB memory @ 0x0 */ 45 reg = <0x00000000 0x08000000>; 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #clock-cells = <0>; 86 #clock-cells = <0>; 94 #clock-cells = <0>; 102 #clock-cells = <0>; 110 #clock-cells = <0>; 118 #clock-cells = <0>; [all …]
|
D | imx27.dtsi | 47 reg = <0x10040000 0x1000>; 53 #clock-cells = <0>; 59 #size-cells = <0>; 62 cpu: cpu@0 { 64 reg = <0>; 88 reg = <0x10000000 0x20000>; 93 reg = <0x10001000 0x1000>; 104 reg = <0x10002000 0x1000>; 111 reg = <0x10003000 0x1000>; 120 reg = <0x10004000 0x1000>; [all …]
|
D | arm-realview-pb1176.dts | 45 /* 128 MiB memory @ 0x0 */ 46 reg = <0x00000000 0x08000000>; 67 #clock-cells = <0>; 73 #clock-cells = <0>; 81 #clock-cells = <0>; 89 #clock-cells = <0>; 97 #clock-cells = <0>; 105 #clock-cells = <0>; 113 pclk: pclk@0 { 114 #clock-cells = <0>; [all …]
|
D | mt2701.dtsi | 25 #size-cells = <0>; 28 cpu@0 { 31 reg = <0x0>; 36 reg = <0x1>; 41 reg = <0x2>; 46 reg = <0x3>; 57 reg = <0 0x80002000 0 0x1000>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 73 clk26m: oscillator@0 { [all …]
|
D | arm-realview-pb11mp.dts | 45 * The PB11MPCore has 512 MiB memory @ 0x70000000 46 * and the first 256 are also remapped @ 0x00000000 48 reg = <0x70000000 0x20000000>; 53 #size-cells = <0>; 56 MP11_0: cpu@0 { 59 reg = <0>; 91 reg = <0x1f001000 0x1000>, 92 <0x1f000100 0x100>; 97 reg = <0x1f002000 0x1000>; 99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
/Linux-v6.1/drivers/pinctrl/mediatek/ |
D | pinctrl-mt6797.c | 18 * gpio:0x10005000, iocfg[l]:0x10002000, iocfg[b]:0x10002400, 19 * iocfg[r]:0x10002800, iocfg[t]:0x10002C00. 24 PIN_FIELD(0, 261, 0x300, 0x10, 0, 4), 28 PIN_FIELD(0, 261, 0x0, 0x10, 0, 1), 32 PIN_FIELD(0, 261, 0x200, 0x10, 0, 1), 36 PIN_FIELD(0, 261, 0x100, 0x10, 0, 1), 55 .gpio_m = 0,
|
/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/ |
D | pinctrl-mt8192.yaml | 148 reg = <0x10005000 0x1000>, 149 <0x11c20000 0x1000>, 150 <0x11d10000 0x1000>, 151 <0x11d30000 0x1000>, 152 <0x11d40000 0x1000>, 153 <0x11e20000 0x1000>, 154 <0x11e70000 0x1000>, 155 <0x11ea0000 0x1000>, 156 <0x11f20000 0x1000>, 157 <0x11f30000 0x1000>, [all …]
|
D | mediatek,mt6797-pinctrl.yaml | 59 '-[0-9]+$': 105 enum: [0, 1] 111 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 112 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 113 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 116 enum: [0, 1, 2, 3] 122 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 123 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 124 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 127 enum: [0, 1, 2, 3] [all …]
|
D | mediatek,mt65xx-pinctrl.yaml | 73 '-[0-9]+$': 141 reg = <0 0x10005000 0 0x1000>; 146 reg = <0 0x1020C020 0 0x1000>; 151 reg = <0 0x1000B000 0 0x1000>; 162 i2c0_pins_a: i2c0-0 { 170 i2c1_pins_a: i2c1-0 { 178 i2c2_pins_a: i2c2-0 { 190 i2c3_pins_a: i2c3-0 {
|
D | mediatek,mt6779-pinctrl.yaml | 77 '-[0-9]*$': 120 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 121 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 122 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 125 enum: [0, 1, 2, 3] 131 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 132 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 133 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 136 enum: [0, 1, 2, 3] 157 reg = <0 0x10005000 0 0x1000>, [all …]
|
D | mediatek,pinctrl-mt6795.yaml | 133 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 134 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 135 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 138 enum: [0, 1, 2, 3] 144 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 145 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 146 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 149 enum: [0, 1, 2, 3] 182 reg = <0 0x10005000 0 0x1000>, <0 0x1000b000 0 0x1000>; 186 gpio-ranges = <&pio 0 0 196>;
|
D | mediatek,mt8188-pinctrl.yaml | 182 reg = <0x10005000 0x1000>, 183 <0x11c00000 0x1000>, 184 <0x11e10000 0x1000>, 185 <0x11e20000 0x1000>, 186 <0x11ea0000 0x1000>, 187 <0x1000b000 0x1000>; 193 gpio-ranges = <&pio 0 0 176>; 195 interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>;
|
D | pinctrl-mt8186.yaml | 230 reg = <0x10005000 0x1000>, 231 <0x10002000 0x0200>, 232 <0x10002200 0x0200>, 233 <0x10002400 0x0200>, 234 <0x10002600 0x0200>, 235 <0x10002A00 0x0200>, 236 <0x10002c00 0x0200>, 237 <0x1000b000 0x1000>; 243 gpio-ranges = <&pio 0 0 185>; 245 interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH 0>;
|
D | pinctrl-mt8195.yaml | 241 reg = <0x10005000 0x1000>, 242 <0x11d10000 0x1000>, 243 <0x11d30000 0x1000>, 244 <0x11d40000 0x1000>, 245 <0x11e20000 0x1000>, 246 <0x11eb0000 0x1000>, 247 <0x11f40000 0x1000>, 248 <0x1000b000 0x1000>; 254 gpio-ranges = <&pio 0 0 144>; 256 interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>;
|
D | mediatek,mt8183-pinctrl.yaml | 70 '-[0-9]+$': 121 When E1=0/E0=0, the strength is 0.125mA. 122 When E1=0/E0=1, the strength is 0.25mA. 123 When E1=1/E0=0, the strength is 0.5mA. 127 0: (E1, E0, EN) = (0, 0, 0) 128 1: (E1, E0, EN) = (0, 0, 1) 129 2: (E1, E0, EN) = (0, 1, 0) 130 3: (E1, E0, EN) = (0, 1, 1) 131 4: (E1, E0, EN) = (1, 0, 0) 132 5: (E1, E0, EN) = (1, 0, 1) [all …]
|
/Linux-v6.1/arch/arm/mach-versatile/ |
D | versatile.c | 25 #define IO_ADDRESS(x) (((x) & 0x0fffffff) + (((x) >> 4) & 0x0f000000) + 0xf0000000) 33 #define VERSATILE_SYS_PCICTL_OFFSET 0x44 34 #define VERSATILE_SYS_MCI_OFFSET 0x48 39 #define VERSATILE_MMCI0_BASE 0x10005000 /* MMC interface */ 40 #define VERSATILE_MMCI1_BASE 0x1000B000 /* MMC Interface */ 41 #define VERSATILE_SCTL_BASE 0x101E0000 /* System controller */ 46 #define VERSATILE_REFCLK 0 87 OF_DEV_AUXDATA("arm,primecell", VERSATILE_MMCI1_BASE, "fpga:0b", &mmc1_plat_data), 166 versatile_sys_base = of_iomap(np, 0); in versatile_dt_init()
|
/Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
D | mt6779.dtsi | 26 #size-cells = <0>; 28 cpu0: cpu@0 { 32 reg = <0x000>; 39 reg = <0x100>; 46 reg = <0x200>; 53 reg = <0x300>; 60 reg = <0x400>; 67 reg = <0x500>; 74 reg = <0x600>; 81 reg = <0x700>; [all …]
|
D | mt6795.dtsi | 24 #size-cells = <0>; 26 cpu0: cpu@0 { 30 reg = <0x000>; 39 reg = <0x001>; 48 reg = <0x002>; 57 reg = <0x003>; 66 reg = <0x100>; 75 reg = <0x101>; 84 reg = <0x102>; 93 reg = <0x103>; [all …]
|
D | mt6797.dtsi | 25 #size-cells = <0>; 27 cpu0: cpu@0 { 31 reg = <0x000>; 38 reg = <0x001>; 45 reg = <0x002>; 52 reg = <0x003>; 59 reg = <0x100>; 66 reg = <0x101>; 73 reg = <0x102>; 80 reg = <0x103>; [all …]
|
D | mt8516.dtsi | 21 cluster0_opp: opp-table-0 { 48 #size-cells = <0>; 50 cpu0: cpu@0 { 53 reg = <0x0>; 66 reg = <0x1>; 79 reg = <0x2>; 92 reg = <0x3>; 105 CPU_SLEEP_0_0: cpu-sleep-0-0 { 110 arm,psci-suspend-param = <0x0010000>; 113 CLUSTER_SLEEP_0: cluster-sleep-0 { [all …]
|
D | mt8186.dtsi | 23 #size-cells = <0>; 63 cpu0: cpu@0 { 66 reg = <0x000>; 78 reg = <0x100>; 90 reg = <0x200>; 102 reg = <0x300>; 114 reg = <0x400>; 126 reg = <0x500>; 138 reg = <0x600>; 150 reg = <0x700>; [all …]
|
D | mt7622.dtsi | 69 #size-cells = <0>; 71 cpu0: cpu@0 { 74 reg = <0x0 0x0>; 89 reg = <0x0 0x1>; 110 #clock-cells = <0>; 115 #clock-cells = <0>; 139 reg = <0 0x43000000 0 0x30000>; 149 thermal-sensors = <&thermal 0>; 215 reg = <0 0x10000000 0 0x1000>; 222 reg = <0 0x10001000 0 0x250>; [all …]
|