/Linux-v6.6/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
D | regsnv04.h | 5 #define NV04_PFB_BOOT_0 0x00100000 6 # define NV04_PFB_BOOT_0_RAM_AMOUNT 0x00000003 7 # define NV04_PFB_BOOT_0_RAM_AMOUNT_32MB 0x00000000 8 # define NV04_PFB_BOOT_0_RAM_AMOUNT_4MB 0x00000001 9 # define NV04_PFB_BOOT_0_RAM_AMOUNT_8MB 0x00000002 10 # define NV04_PFB_BOOT_0_RAM_AMOUNT_16MB 0x00000003 11 # define NV04_PFB_BOOT_0_RAM_WIDTH_128 0x00000004 12 # define NV04_PFB_BOOT_0_RAM_TYPE 0x00000028 13 # define NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_8MBIT 0x00000000 14 # define NV04_PFB_BOOT_0_RAM_TYPE_SGRAM_16MBIT 0x00000008 [all …]
|
/Linux-v6.6/sound/soc/codecs/ |
D | cs35l45-tables.c | 15 { 0x00000040, 0x00000055 }, 16 { 0x00000040, 0x000000AA }, 17 { 0x00000044, 0x00000055 }, 18 { 0x00000044, 0x000000AA }, 19 { 0x00006480, 0x0830500A }, 20 { 0x00007C60, 0x1000850B }, 21 { CS35L45_BOOST_OV_CFG, 0x007000D0 }, 22 { CS35L45_LDPM_CONFIG, 0x0001B636 }, 23 { 0x00002C08, 0x00000009 }, 24 { 0x00006850, 0x0A30FFC4 }, [all …]
|
D | cs35l56-shared.c | 16 { CS35L56_MAIN_RENDER_USER_MUTE, 0x00000000 }, 17 { CS35L56_MAIN_RENDER_USER_VOLUME, 0x00000000 }, 18 { CS35L56_MAIN_POSTURE_NUMBER, 0x00000000 }, 29 { CS35L56_ASP1_ENABLES1, 0x00000000 }, 30 { CS35L56_ASP1_CONTROL1, 0x00000028 }, 31 { CS35L56_ASP1_CONTROL2, 0x18180200 }, 32 { CS35L56_ASP1_CONTROL3, 0x00000002 }, 33 { CS35L56_ASP1_FRAME_CONTROL1, 0x03020100 }, 34 { CS35L56_ASP1_FRAME_CONTROL5, 0x00020100 }, 35 { CS35L56_ASP1_DATA_CONTROL1, 0x00000018 }, [all …]
|
/Linux-v6.6/drivers/gpu/drm/msm/hdmi/ |
D | hdmi.xml.h | 57 HDCP_KEYS_STATE_NO_KEYS = 0, 68 DDC_WRITE = 0, 73 ACR_NONE = 0, 79 #define REG_HDMI_CTRL 0x00000000 80 #define HDMI_CTRL_ENABLE 0x00000001 81 #define HDMI_CTRL_HDMI 0x00000002 82 #define HDMI_CTRL_ENCRYPTED 0x00000004 84 #define REG_HDMI_AUDIO_PKT_CTRL1 0x00000020 85 #define HDMI_AUDIO_PKT_CTRL1_AUDIO_SAMPLE_SEND 0x00000001 87 #define REG_HDMI_ACR_PKT_CTRL 0x00000024 [all …]
|
/Linux-v6.6/include/linux/amba/ |
D | clcd-regs.h | 17 #define CLCD_TIM0 0x00000000 18 #define CLCD_TIM1 0x00000004 19 #define CLCD_TIM2 0x00000008 20 #define CLCD_TIM3 0x0000000c 21 #define CLCD_UBAS 0x00000010 22 #define CLCD_LBAS 0x00000014 24 #define CLCD_PL110_IENB 0x00000018 25 #define CLCD_PL110_CNTL 0x0000001c 26 #define CLCD_PL110_STAT 0x00000020 27 #define CLCD_PL110_INTR 0x00000024 [all …]
|
/Linux-v6.6/drivers/media/platform/rockchip/rkisp1/ |
D | rkisp1-regs.h | 12 #define RKISP1_CIF_ISP_CTRL_ISP_ENABLE BIT(0) 13 #define RKISP1_CIF_ISP_CTRL_ISP_MODE_RAW_PICT (0 << 1) 32 #define RKISP1_CIF_ISP_ACQ_PROP_POS_EDGE BIT(0) 35 #define RKISP1_CIF_ISP_ACQ_PROP_BAYER_PAT_RGGB (0 << 3) 40 #define RKISP1_CIF_ISP_ACQ_PROP_YCBYCR (0 << 7) 44 #define RKISP1_CIF_ISP_ACQ_PROP_FIELD_SEL_ALL (0 << 9) 47 #define RKISP1_CIF_ISP_ACQ_PROP_IN_SEL_12B (0 << 12) 54 #define RKISP1_CIF_VI_DPCL_DMA_JPEG (0 << 0) 55 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_MI (1 << 0) 56 #define RKISP1_CIF_VI_DPCL_MP_MUX_MRSZ_JPEG (2 << 0) [all …]
|
/Linux-v6.6/drivers/gpu/drm/i915/gt/ |
D | ivb_clear_kernel.c | 9 0x00000001, 0x26020128, 0x00000024, 0x00000000, 10 0x00000040, 0x20280c21, 0x00000028, 0x00000001, 11 0x01000010, 0x20000c20, 0x0000002c, 0x00000000, 12 0x00010220, 0x34001c00, 0x00001400, 0x0000002c, 13 0x00600001, 0x20600061, 0x00000000, 0x00000000, 14 0x00000008, 0x20601c85, 0x00000e00, 0x0000000c, 15 0x00000005, 0x20601ca5, 0x00000060, 0x00000001, 16 0x00000008, 0x20641c85, 0x00000e00, 0x0000000d, 17 0x00000005, 0x20641ca5, 0x00000064, 0x00000003, 18 0x00000041, 0x207424a5, 0x00000064, 0x00000034, [all …]
|
D | hsw_clear_kernel.c | 9 0x00000001, 0x26020128, 0x00000024, 0x00000000, 10 0x00000040, 0x20280c21, 0x00000028, 0x00000001, 11 0x01000010, 0x20000c20, 0x0000002c, 0x00000000, 12 0x00010220, 0x34001c00, 0x00001400, 0x00000160, 13 0x00600001, 0x20600061, 0x00000000, 0x00000000, 14 0x00000008, 0x20601c85, 0x00000e00, 0x0000000c, 15 0x00000005, 0x20601ca5, 0x00000060, 0x00000001, 16 0x00000008, 0x20641c85, 0x00000e00, 0x0000000d, 17 0x00000005, 0x20641ca5, 0x00000064, 0x00000003, 18 0x00000041, 0x207424a5, 0x00000064, 0x00000034, [all …]
|
/Linux-v6.6/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/ |
D | phytbl_lcn.c | 10 0x00000000, 11 0x00000000, 12 0x00000000, 13 0x00000000, 14 0x00000000, 15 0x00000000, 16 0x00000000, 17 0x00000000, 18 0x00000004, 19 0x00000000, [all …]
|
/Linux-v6.6/drivers/gpu/drm/msm/dp/ |
D | dp_reg.h | 10 #define REG_DP_HW_VERSION (0x00000000) 12 #define REG_DP_SW_RESET (0x00000010) 13 #define DP_SW_RESET (0x00000001) 15 #define REG_DP_PHY_CTRL (0x00000014) 16 #define DP_PHY_CTRL_SW_RESET_PLL (0x00000001) 17 #define DP_PHY_CTRL_SW_RESET (0x00000004) 19 #define REG_DP_CLK_CTRL (0x00000018) 20 #define REG_DP_CLK_ACTIVE (0x0000001C) 21 #define REG_DP_INTR_STATUS (0x00000020) 22 #define REG_DP_INTR_STATUS2 (0x00000024) [all …]
|
/Linux-v6.6/drivers/gpu/drm/pl111/ |
D | pl111_drm.h | 29 #define CLCD_TIM0 0x00000000 30 #define CLCD_TIM1 0x00000004 31 #define CLCD_TIM2 0x00000008 32 #define CLCD_TIM3 0x0000000c 33 #define CLCD_UBAS 0x00000010 34 #define CLCD_LBAS 0x00000014 36 #define CLCD_PL110_IENB 0x00000018 37 #define CLCD_PL110_CNTL 0x0000001c 38 #define CLCD_PL110_STAT 0x00000020 39 #define CLCD_PL110_INTR 0x00000024 [all …]
|
/Linux-v6.6/drivers/gpu/drm/msm/dsi/ |
D | dsi_phy_14nm.xml.h | 56 #define REG_DSI_14nm_PHY_CMN_REVISION_ID0 0x00000000 58 #define REG_DSI_14nm_PHY_CMN_REVISION_ID1 0x00000004 60 #define REG_DSI_14nm_PHY_CMN_REVISION_ID2 0x00000008 62 #define REG_DSI_14nm_PHY_CMN_REVISION_ID3 0x0000000c 64 #define REG_DSI_14nm_PHY_CMN_CLK_CFG0 0x00000010 65 #define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__MASK 0x000000f0 71 #define DSI_14nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__MASK 0x000000f0 78 #define REG_DSI_14nm_PHY_CMN_CLK_CFG1 0x00000014 79 #define DSI_14nm_PHY_CMN_CLK_CFG1_DSICLK_SEL 0x00000001 81 #define REG_DSI_14nm_PHY_CMN_GLBL_TEST_CTRL 0x00000018 [all …]
|
D | dsi_phy_10nm.xml.h | 56 #define REG_DSI_10nm_PHY_CMN_REVISION_ID0 0x00000000 58 #define REG_DSI_10nm_PHY_CMN_REVISION_ID1 0x00000004 60 #define REG_DSI_10nm_PHY_CMN_REVISION_ID2 0x00000008 62 #define REG_DSI_10nm_PHY_CMN_REVISION_ID3 0x0000000c 64 #define REG_DSI_10nm_PHY_CMN_CLK_CFG0 0x00000010 66 #define REG_DSI_10nm_PHY_CMN_CLK_CFG1 0x00000014 68 #define REG_DSI_10nm_PHY_CMN_GLBL_CTRL 0x00000018 70 #define REG_DSI_10nm_PHY_CMN_RBUF_CTRL 0x0000001c 72 #define REG_DSI_10nm_PHY_CMN_VREG_CTRL 0x00000020 74 #define REG_DSI_10nm_PHY_CMN_CTRL_0 0x00000024 [all …]
|
D | dsi_phy_28nm_8960.xml.h | 56 static inline uint32_t REG_DSI_28nm_8960_PHY_LN(uint32_t i0) { return 0x00000000 + 0x40*i0; } in REG_DSI_28nm_8960_PHY_LN() 58 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_CFG_0(uint32_t i0) { return 0x00000000 + 0x40*i0; } in REG_DSI_28nm_8960_PHY_LN_CFG_0() 60 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_CFG_1(uint32_t i0) { return 0x00000004 + 0x40*i0; } in REG_DSI_28nm_8960_PHY_LN_CFG_1() 62 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_CFG_2(uint32_t i0) { return 0x00000008 + 0x40*i0; } in REG_DSI_28nm_8960_PHY_LN_CFG_2() 64 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x0000000c + 0x… in REG_DSI_28nm_8960_PHY_LN_TEST_DATAPATH() 66 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_TEST_STR_0(uint32_t i0) { return 0x00000014 + 0x40*… in REG_DSI_28nm_8960_PHY_LN_TEST_STR_0() 68 static inline uint32_t REG_DSI_28nm_8960_PHY_LN_TEST_STR_1(uint32_t i0) { return 0x00000018 + 0x40*… in REG_DSI_28nm_8960_PHY_LN_TEST_STR_1() 70 #define REG_DSI_28nm_8960_PHY_LNCK_CFG_0 0x00000100 72 #define REG_DSI_28nm_8960_PHY_LNCK_CFG_1 0x00000104 74 #define REG_DSI_28nm_8960_PHY_LNCK_CFG_2 0x00000108 [all …]
|
D | dsi_phy_7nm.xml.h | 56 #define REG_DSI_7nm_PHY_CMN_REVISION_ID0 0x00000000 58 #define REG_DSI_7nm_PHY_CMN_REVISION_ID1 0x00000004 60 #define REG_DSI_7nm_PHY_CMN_REVISION_ID2 0x00000008 62 #define REG_DSI_7nm_PHY_CMN_REVISION_ID3 0x0000000c 64 #define REG_DSI_7nm_PHY_CMN_CLK_CFG0 0x00000010 66 #define REG_DSI_7nm_PHY_CMN_CLK_CFG1 0x00000014 68 #define REG_DSI_7nm_PHY_CMN_GLBL_CTRL 0x00000018 70 #define REG_DSI_7nm_PHY_CMN_RBUF_CTRL 0x0000001c 72 #define REG_DSI_7nm_PHY_CMN_VREG_CTRL_0 0x00000020 74 #define REG_DSI_7nm_PHY_CMN_CTRL_0 0x00000024 [all …]
|
/Linux-v6.6/drivers/net/wireless/ath/ath9k/ |
D | ar956x_initvals.h | 41 {0x00009800, 0xafe68e30}, 42 {0x00009804, 0xfd14e000}, 43 {0x00009808, 0x9c0a9f6b}, 44 {0x0000980c, 0x04900000}, 45 {0x00009814, 0x0280c00a}, 46 {0x00009818, 0x00000000}, 47 {0x0000981c, 0x00020028}, 48 {0x00009834, 0x6400a190}, 49 {0x00009838, 0x0108ecff}, 50 {0x0000983c, 0x14000600}, [all …]
|
/Linux-v6.6/drivers/gpu/drm/nouveau/include/nvhw/class/ |
D | cl907e.h | 28 #define NV907E_SET_PRESENT_CONTROL (0x00000084) 29 #define NV907E_SET_PRESENT_CONTROL_BEGIN_MODE 1:0 30 #define NV907E_SET_PRESENT_CONTROL_BEGIN_MODE_ASAP (0x00000000) 31 #define NV907E_SET_PRESENT_CONTROL_BEGIN_MODE_TIMESTAMP (0x00000003) 33 #define NV907E_SET_CONTEXT_DMA_ISO (0x000000C0) 34 #define NV907E_SET_CONTEXT_DMA_ISO_HANDLE 31:0 35 #define NV907E_SET_COMPOSITION_CONTROL (0x00000100) 36 #define NV907E_SET_COMPOSITION_CONTROL_MODE 3:0 37 #define NV907E_SET_COMPOSITION_CONTROL_MODE_SOURCE_COLOR_VALUE_KEYING (0x00000000) 38 #define NV907E_SET_COMPOSITION_CONTROL_MODE_DESTINATION_COLOR_VALUE_KEYING (0x00000001) [all …]
|
D | cl827e.h | 27 #define NV_DISP_NOTIFICATION_1 0x00000000 28 #define NV_DISP_NOTIFICATION_1_SIZEOF 0x00000010 29 #define NV_DISP_NOTIFICATION_1_TIME_STAMP_0 0x00000000 30 #define NV_DISP_NOTIFICATION_1_TIME_STAMP_0_NANOSECONDS0 31:0 31 #define NV_DISP_NOTIFICATION_1_TIME_STAMP_1 0x00000001 32 #define NV_DISP_NOTIFICATION_1_TIME_STAMP_1_NANOSECONDS1 31:0 33 #define NV_DISP_NOTIFICATION_1__2 0x00000002 34 #define NV_DISP_NOTIFICATION_1__2_AUDIT_TIMESTAMP 31:0 35 #define NV_DISP_NOTIFICATION_1__3 0x00000003 36 #define NV_DISP_NOTIFICATION_1__3_PRESENT_COUNT 7:0 [all …]
|
D | cl507e.h | 28 #define NV507E_SET_PRESENT_CONTROL (0x00000084) 29 #define NV507E_SET_PRESENT_CONTROL_BEGIN_MODE 1:0 30 #define NV507E_SET_PRESENT_CONTROL_BEGIN_MODE_ASAP (0x00000000) 31 #define NV507E_SET_PRESENT_CONTROL_BEGIN_MODE_TIMESTAMP (0x00000003) 33 #define NV507E_SET_CONTEXT_DMA_ISO (0x000000C0) 34 #define NV507E_SET_CONTEXT_DMA_ISO_HANDLE 31:0 35 #define NV507E_SET_POINT_IN (0x000000E0) 36 #define NV507E_SET_POINT_IN_X 14:0 38 #define NV507E_SET_SIZE_IN (0x000000E4) 39 #define NV507E_SET_SIZE_IN_WIDTH 14:0 [all …]
|
/Linux-v6.6/drivers/soc/atmel/ |
D | soc.h | 36 #define AT91RM9200_CIDR_MATCH 0x09290780 38 #define AT91SAM9260_CIDR_MATCH 0x019803a0 39 #define AT91SAM9261_CIDR_MATCH 0x019703a0 40 #define AT91SAM9263_CIDR_MATCH 0x019607a0 41 #define AT91SAM9G20_CIDR_MATCH 0x019905a0 42 #define AT91SAM9RL64_CIDR_MATCH 0x019b03a0 43 #define AT91SAM9G45_CIDR_MATCH 0x019b05a0 44 #define AT91SAM9X5_CIDR_MATCH 0x019a05a0 45 #define AT91SAM9N12_CIDR_MATCH 0x019a07a0 46 #define SAM9X60_CIDR_MATCH 0x019b35a0 [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/thermal/ |
D | qoriq-thermal.yaml | 16 Register (IPBRR0) at offset 0x0BF8. 20 0x01900102 T1040 78 reg = <0xf0000 0x1000>; 79 interrupts = <18 2 0 0>; 80 fsl,tmu-range = <0x000a0000 0x00090026 0x0008004a 0x0001006a>; 81 fsl,tmu-calibration = <0x00000000 0x00000025>, 82 <0x00000001 0x00000028>, 83 <0x00000002 0x0000002d>, 84 <0x00000003 0x00000031>, 85 <0x00000004 0x00000036>, [all …]
|
/Linux-v6.6/drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
D | regsnv04.h | 5 #define NV04_PFIFO_DELAY_0 0x00002040 6 #define NV04_PFIFO_DMA_TIMESLICE 0x00002044 7 #define NV04_PFIFO_NEXT_CHANNEL 0x00002050 8 #define NV03_PFIFO_INTR_0 0x00002100 9 #define NV03_PFIFO_INTR_EN_0 0x00002140 10 # define NV_PFIFO_INTR_CACHE_ERROR (1<<0) 17 #define NV03_PFIFO_RAMHT 0x00002210 18 #define NV03_PFIFO_RAMFC 0x00002214 19 #define NV03_PFIFO_RAMRO 0x00002218 20 #define NV40_PFIFO_RAMFC 0x00002220 [all …]
|
/Linux-v6.6/drivers/net/wireless/realtek/rtw88/ |
D | rtw8822c_table.c | 16 0x83000000, 0x00000000, 0x40000000, 0x00000000, 17 0x1D90, 0x300001FF, 18 0x1D90, 0x300101FE, 19 0x1D90, 0x300201FD, 20 0x1D90, 0x300301FC, 21 0x1D90, 0x300401FB, 22 0x1D90, 0x300501FA, 23 0x1D90, 0x300601F9, 24 0x1D90, 0x300701F8, 25 0x1D90, 0x300801F7, [all …]
|
/Linux-v6.6/drivers/video/fbdev/mb862xx/ |
D | mb862xx_reg.h | 9 #define MB862XX_MMIO_BASE 0x01fc0000 10 #define MB862XX_MMIO_HIGH_BASE 0x03fc0000 11 #define MB862XX_I2C_BASE 0x0000c000 12 #define MB862XX_DISP_BASE 0x00010000 13 #define MB862XX_CAP_BASE 0x00018000 14 #define MB862XX_DRAW_BASE 0x00030000 15 #define MB862XX_GEO_BASE 0x00038000 16 #define MB862XX_PIO_BASE 0x00038000 17 #define MB862XX_MMIO_SIZE 0x40000 20 #define GC_IST 0x00000020 [all …]
|
/Linux-v6.6/drivers/mtd/nand/raw/gpmi-nand/ |
D | gpmi-regs.h | 11 #define HW_GPMI_CTRL0 0x00000000 12 #define HW_GPMI_CTRL0_SET 0x00000004 13 #define HW_GPMI_CTRL0_CLR 0x00000008 14 #define HW_GPMI_CTRL0_TOG 0x0000000c 20 #define BV_GPMI_CTRL0_COMMAND_MODE__WRITE 0x0 21 #define BV_GPMI_CTRL0_COMMAND_MODE__READ 0x1 22 #define BV_GPMI_CTRL0_COMMAND_MODE__READ_AND_COMPARE 0x2 23 #define BV_GPMI_CTRL0_COMMAND_MODE__WAIT_FOR_READY 0x3 26 #define BV_GPMI_CTRL0_WORD_LENGTH__16_BIT 0x0 27 #define BV_GPMI_CTRL0_WORD_LENGTH__8_BIT 0x1 [all …]
|