Name | Date | Size | #Lines | LOC | ||
---|---|---|---|---|---|---|
.. | - | - | ||||
README | D | 11-Mar-2024 | 789 | 20 | 12 | |
ghrd_10m50da.qpf | D | 11-Mar-2024 | 1.3 KiB | 32 | 28 | |
ghrd_10m50da.qsf | D | 11-Mar-2024 | 34.3 KiB | 412 | 409 | |
ghrd_10m50da.qsys | D | 11-Mar-2024 | 83.8 KiB | 1,250 | 1,249 | |
ghrd_10m50da.sof | D | 11-Mar-2024 | 3.2 MiB | |||
ghrd_10m50da.sopcinfo | D | 11-Mar-2024 | 549.8 KiB | 18,990 | 18,757 | |
ghrd_10m50da_top.v | D | 11-Mar-2024 | 6.2 KiB | 122 | 51 | |
ghrd_timing.sdc | D | 11-Mar-2024 | 1.2 KiB | 29 | 21 |
README
1These files are a Nios II/F CPU design provided by Altera for evaluating 2Zephyr on Nios II. This design is intended for the Altera MAX10 10M50 Rec C 3development board. You can find more information about this board here: 4 5https://www.altera.com/products/boards_and_kits/dev-kits/altera/max-10-fpga-development-kit.html 6 7You will need the Quartus SDK in order to modify this CPU or flash it onto 8a supported device. The Lite version of Quartus may be obtained without charge 9from the following link: 10 11http://dl.altera.com/?edition=lite 12 13To flash this CPU, use the nios2-configure-sof tool: 14 15$ nios2-configure-sof ghrd_10m50da.sof 16 17The 'make flash' target will also package up the kernel and CPU into a single 18.pof file which will then put the image onto the device using quartus_pgm tool. 19 20