Home
last modified time | relevance | path

Searched refs:pmc_base (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_control_npcx.c39 const uint32_t pmc_base = ((const struct npcx_pcc_config *)dev->config)->base_pmc; in npcx_clock_control_on() local
46 NPCX_PWDWN_CTL(pmc_base, clk_cfg->ctrl) &= ~(BIT(clk_cfg->bit)); in npcx_clock_control_on()
55 const uint32_t pmc_base = ((const struct npcx_pcc_config *)dev->config)->base_pmc; in npcx_clock_control_off() local
62 NPCX_PWDWN_CTL(pmc_base, clk_cfg->ctrl) |= BIT(clk_cfg->bit); in npcx_clock_control_off()
203 const uint32_t pmc_base = ((const struct npcx_pcc_config *)dev->config)->base_pmc; in npcx_clock_control_init() local
246 NPCX_PWDWN_CTL(pmc_base, i) = pddwn_ctl_val[i]; in npcx_clock_control_init()
251 NPCX_PWDWN_CTL(pmc_base, NPCX_PWDWN_CTL6) |= BIT(7); in npcx_clock_control_init()
Dclock_control_npcm.c214 const uint32_t pmc_base = DRV_CONFIG(dev)->base_pmc; in npcm_clock_control_on() local
223 NPCM_PWDWN_CTL(pmc_base, NPCM_CLOCK_REG_OFFSET(priv->clock_id)) &= in npcm_clock_control_on()
233 const uint32_t pmc_base = DRV_CONFIG(dev)->base_pmc; in npcm_clock_control_off() local
242 NPCM_PWDWN_CTL(pmc_base, NPCM_CLOCK_REG_OFFSET(priv->clock_id)) |= in npcm_clock_control_off()