Home
last modified time | relevance | path

Searched refs:drv_cfg (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/drivers/sensor/ti/tmag5273/
Dtmag5273.c99 const struct tmag5273_config *drv_cfg = dev->config; in tmag5273_reset_device_status() local
101 return i2c_reg_write_byte_dt(&drv_cfg->i2c, TMAG5273_REG_DEVICE_STATUS, in tmag5273_reset_device_status()
121 static int tmag5273_check_device_status(const struct tmag5273_config *drv_cfg, in tmag5273_check_device_status() argument
126 if (drv_cfg->ignore_diag_fail) { in tmag5273_check_device_status()
131 retval = i2c_reg_read_byte_dt(&drv_cfg->i2c, TMAG5273_REG_CONV_STATUS, device_status); in tmag5273_check_device_status()
143 retval = i2c_reg_read_byte_dt(&drv_cfg->i2c, TMAG5273_REG_DEVICE_STATUS, device_status); in tmag5273_check_device_status()
153 if (drv_cfg->crc_enabled && in tmag5273_check_device_status()
177 static inline int tmag5273_dev_int_trigger(const struct tmag5273_config *drv_cfg) in tmag5273_dev_int_trigger() argument
181 retval = gpio_pin_configure_dt(&drv_cfg->int_gpio, GPIO_OUTPUT); in tmag5273_dev_int_trigger()
186 retval = gpio_pin_set_dt(&drv_cfg->int_gpio, 1); in tmag5273_dev_int_trigger()
[all …]
/Zephyr-latest/drivers/gpio/
Dgpio_pcf857x.c64 const struct pcf857x_drv_cfg *drv_cfg = dev->config; in pcf857x_process_input() local
69 rc = i2c_read_dt(&drv_cfg->i2c, rx_buf, drv_data->num_bytes); in pcf857x_process_input()
170 const struct pcf857x_drv_cfg *drv_cfg = dev->config; in pcf857x_port_set_raw() local
190 rc = i2c_write_dt(&drv_cfg->i2c, tx_buf_p, drv_data->num_bytes); in pcf857x_port_set_raw()
312 const struct pcf857x_drv_cfg *drv_cfg = dev->config; in pcf857x_pin_interrupt_configure() local
314 if (!drv_cfg->gpio_int.port) { in pcf857x_pin_interrupt_configure()
338 const struct pcf857x_drv_cfg *drv_cfg = dev->config; in pcf857x_init() local
342 if (!device_is_ready(drv_cfg->i2c.bus)) { in pcf857x_init()
343 LOG_ERR("%s is not ready", drv_cfg->i2c.bus->name); in pcf857x_init()
348 if (drv_cfg->gpio_int.port) { in pcf857x_init()
[all …]
Dgpio_pcal64xxa.c132 const struct pcal64xxa_drv_cfg *drv_cfg = dev->config; in pcal64xxa_pin_configure() local
186 rc = drv_cfg->chip_api->pins_cfg_apply(&drv_cfg->i2c, &pins_cfg); in pcal64xxa_pin_configure()
200 const struct pcal64xxa_drv_cfg *drv_cfg = dev->config; in pcal64xxa_process_input() local
208 rc = drv_cfg->chip_api->inputs_read(&drv_cfg->i2c, &int_sources, &input_port); in pcal64xxa_process_input()
296 const struct pcal64xxa_drv_cfg *drv_cfg = dev->config; in pcal64xxa_port_set_raw() local
318 rc = drv_cfg->chip_api->outputs_write(&drv_cfg->i2c, output); in pcal64xxa_port_set_raw()
357 const struct pcal64xxa_drv_cfg *drv_cfg = dev->config; in pcal64xxa_pin_interrupt_configure() local
364 if (drv_cfg->gpio_interrupt.port == NULL) { in pcal64xxa_pin_interrupt_configure()
399 rc = drv_cfg->chip_api->triggers_apply(&drv_cfg->i2c, &triggers); in pcal64xxa_pin_interrupt_configure()
859 const struct pcal64xxa_drv_cfg *drv_cfg = dev->config; in pcal64xxa_apply_initial_state() local
[all …]
Dgpio_tca6424a.c464 const struct tca6424a_drv_cfg *drv_cfg = dev->config; in tca6424a_init() local
468 if (!device_is_ready(drv_cfg->i2c_spec.bus)) { in tca6424a_init()
476 if (drv_cfg->reset_gpio.port) { in tca6424a_init()
477 if (!gpio_is_ready_dt(&drv_cfg->reset_gpio)) { in tca6424a_init()
478 LOG_ERR("%s is not ready", drv_cfg->reset_gpio.port->name); in tca6424a_init()
481 ret = gpio_pin_configure_dt(&drv_cfg->reset_gpio, GPIO_OUTPUT_ACTIVE); in tca6424a_init()
489 ret = gpio_pin_set_dt(&drv_cfg->reset_gpio, 0); in tca6424a_init()
522 if (drv_cfg->int_gpio.port) { in tca6424a_init()
523 if (!gpio_is_ready_dt(&drv_cfg->int_gpio)) { in tca6424a_init()
533 ret = gpio_pin_configure_dt(&drv_cfg->int_gpio, GPIO_INPUT); in tca6424a_init()
[all …]
Dgpio_mfxstm32l152.c524 const struct mfxstm32l152_drv_cfg *drv_cfg = dev->config; in mfxstm32l152_init() local
528 if (!device_is_ready(drv_cfg->i2c_spec.bus)) { in mfxstm32l152_init()
565 if (drv_cfg->int_gpio.port) { in mfxstm32l152_init()
566 if (!gpio_is_ready_dt(&drv_cfg->int_gpio)) { in mfxstm32l152_init()
576 ret = gpio_pin_configure_dt(&drv_cfg->int_gpio, GPIO_INPUT); in mfxstm32l152_init()
582 ret = gpio_pin_interrupt_configure_dt(&drv_cfg->int_gpio, GPIO_INT_EDGE_TO_ACTIVE); in mfxstm32l152_init()
589 BIT(drv_cfg->int_gpio.pin)); in mfxstm32l152_init()
591 ret = gpio_add_callback(drv_cfg->int_gpio.port, &drvdata->int_gpio_cb); in mfxstm32l152_init()
598 if ((drv_cfg->int_gpio.dt_flags & GPIO_OPEN_DRAIN) != 0) { in mfxstm32l152_init()
603 if ((drv_cfg->int_gpio.dt_flags & GPIO_ACTIVE_LOW) != 0) { in mfxstm32l152_init()
Dgpio_esp32.c75 struct gpio_driver_config drv_cfg; member
516 .drv_cfg = { \
/Zephyr-latest/drivers/audio/
Ddmic_nrfx_pdm.c67 const struct dmic_nrfx_pdm_drv_cfg *drv_cfg = dev->config; in event_handler() local
81 ret = dmm_buffer_in_prepare(drv_cfg->mem_reg, mem_slab_buffer, in event_handler()
111 ret = dmm_buffer_in_release(drv_cfg->mem_reg, mem_slab_buffer, in event_handler()
133 ret = dmm_buffer_in_release(drv_cfg->mem_reg, mem_slab_buffer, in event_handler()
184 static bool check_pdm_frequencies(const struct dmic_nrfx_pdm_drv_cfg *drv_cfg, in check_pdm_frequencies() argument
228 (NRF_PDM_HAS_MCLKCONFIG && drv_cfg->clk_src == ACLK) in check_pdm_frequencies()
320 static bool find_suitable_clock(const struct dmic_nrfx_pdm_drv_cfg *drv_cfg, in find_suitable_clock() argument
358 if (check_pdm_frequencies(drv_cfg, config, pdm_cfg, ratio, in find_suitable_clock()
373 (void)check_pdm_frequencies(drv_cfg, config, pdm_cfg, ratio, in find_suitable_clock()
390 const struct dmic_nrfx_pdm_drv_cfg *drv_cfg = dev->config; in dmic_nrfx_pdm_configure() local
[all …]
/Zephyr-latest/drivers/i2s/
Di2s_nrfx.c62 static void find_suitable_clock(const struct i2s_nrfx_drv_cfg *drv_cfg, in find_suitable_clock() argument
81 (NRF_I2S_HAS_CLKCONFIG && drv_cfg->clk_src == ACLK) in find_suitable_clock()
422 const struct i2s_nrfx_drv_cfg *drv_cfg = dev->config; in i2s_nrfx_configure() local
451 nrfx_cfg = drv_cfg->nrfx_def_cfg; in i2s_nrfx_configure()
523 (nrf_i2s_mck_pin_get(drv_cfg->i2s.p_reg) & I2S_PSEL_MCK_CONNECT_Msk) in i2s_nrfx_configure()
525 find_suitable_clock(drv_cfg, &nrfx_cfg, i2s_cfg); in i2s_nrfx_configure()
531 drv_data->request_clock = (drv_cfg->clk_src != PCLK32M); in i2s_nrfx_configure()
743 const struct i2s_nrfx_drv_cfg *drv_cfg = dev->config; in trigger_start() local
750 err = nrfx_i2s_init(drv_data->p_i2s, nrfx_cfg, drv_cfg->data_handler); in trigger_start()
759 nrf_i2s_clk_configure(drv_cfg->i2s.p_reg, in trigger_start()
[all …]
/Zephyr-latest/drivers/sensor/tdk/icm42688/
Dicm42688_rtio_stream.c62 const struct icm42688_dev_cfg *drv_cfg = dev->config; in icm42688_complete_cb() local
67 gpio_pin_interrupt_configure_dt(&drv_cfg->gpio_int1, GPIO_INT_EDGE_TO_ACTIVE); in icm42688_complete_cb()
74 const struct icm42688_dev_cfg *drv_cfg = dev->config; in icm42688_fifo_count_cb() local
89 gpio_pin_interrupt_configure_dt(&drv_cfg->gpio_int1, GPIO_INT_EDGE_TO_ACTIVE); in icm42688_fifo_count_cb()
182 const struct icm42688_dev_cfg *drv_cfg = dev->config; in icm42688_int_status_cb() local
210 gpio_pin_interrupt_configure_dt(&drv_cfg->gpio_int1, GPIO_INT_EDGE_TO_ACTIVE); in icm42688_int_status_cb()
256 gpio_pin_interrupt_configure_dt(&drv_cfg->gpio_int1, GPIO_INT_EDGE_TO_ACTIVE); in icm42688_int_status_cb()
/Zephyr-latest/drivers/spi/
Dspi_sam.c321 const struct spi_sam_config *drv_cfg = dev->config; in spi_sam_dma_txrx() local
338 .dma_slot = drv_cfg->dma_rx_perid, in spi_sam_dma_txrx()
370 .dma_slot = drv_cfg->dma_tx_perid, in spi_sam_dma_txrx()
398 res = dma_config(drv_cfg->dma_dev, drv_cfg->dma_rx_channel, &rx_dma_cfg); in spi_sam_dma_txrx()
404 res = dma_config(drv_cfg->dma_dev, drv_cfg->dma_tx_channel, &tx_dma_cfg); in spi_sam_dma_txrx()
411 res = dma_start(drv_cfg->dma_dev, drv_cfg->dma_rx_channel); in spi_sam_dma_txrx()
417 res = dma_start(drv_cfg->dma_dev, drv_cfg->dma_tx_channel); in spi_sam_dma_txrx()
420 dma_stop(drv_cfg->dma_dev, drv_cfg->dma_rx_channel); in spi_sam_dma_txrx()
/Zephyr-latest/drivers/i3c/
Di3c_stm32.c114 struct i3c_driver_config drv_cfg; /* I3C driver config */ member
486 if (config->drv_cfg.dev_list.num_i2c > 0) { in i3c_stm32_calc_scll_od_sclh_i2c()
487 enum i3c_bus_mode mode = i3c_bus_mode(&config->drv_cfg.dev_list); in i3c_stm32_calc_scll_od_sclh_i2c()
490 if (get_i3c_lvr_ic_mode(&config->drv_cfg.dev_list) == in i3c_stm32_calc_scll_od_sclh_i2c()
662 if (config->drv_cfg.dev_list.num_i2c > 0) { in i3c_stm32_config_ctrl_bus_char()
663 enum i3c_bus_mode mode = i3c_bus_mode(&config->drv_cfg.dev_list); in i3c_stm32_config_ctrl_bus_char()
666 if (get_i3c_lvr_ic_mode(&config->drv_cfg.dev_list) == in i3c_stm32_config_ctrl_bus_char()
775 return i3c_dev_list_find(&config->drv_cfg.dev_list, id); in i3c_stm32_device_find()
1556 if (config->drv_cfg.dev_list.num_i3c > 0) { in i3c_stm32_init()
1557 ret = i3c_bus_init(dev, &config->drv_cfg.dev_list); in i3c_stm32_init()
[all …]
/Zephyr-latest/drivers/serial/
Duart_emul.c154 const struct uart_emul_config *drv_cfg = dev->config; in uart_emul_poll_out() local
167 if (drv_cfg->loopback) { in uart_emul_poll_out()