Home
last modified time | relevance | path

Searched refs:could (Results 1 – 25 of 320) sorted by relevance

12345678910>>...13

/Zephyr-latest/samples/net/openthread/coap/
DREADME.rst18 Once the network is operational, then the client could start interacting with
33 we could expect less overhead although this makes the application less portable.
87 A valid state could be child, router or leader.
89 Once Thread network is operational, you could start using client.
104 Although we use OpenThread CoAP API, we could interact with any CoAP client
131 Prefixes show the IPv6 prefies that could be used by device outside the
145 fd6f:cb3a:802:1:f0ec:c1e2:c1bb:744 is the IPv6 address that could be used
148 We could also check that we could access internet from Thread network:
158 If everything is working, then, we could start controlling the LED from a computer.
/Zephyr-latest/subsys/sensing/
DKconfig38 int "maximum sensitivity count one sensor could support"
42 This is the maximum sensitivity count one sensor could support,
43 some sensors such as ALS sensor could define different sensitivity for each data filed,
63 dispatch thread priority to ensure dispatch thread could fetch data as
/Zephyr-latest/boards/ti/cc1352p7_launchpad/support/
Dopenocd.cfg1 # Serial could be found using the following command:
/Zephyr-latest/boards/native/nrf_bsim/common/
DREADME.txt1 This folder contains components that could be
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/boards/
Dclear_msi.overlay8 * Warning: This overlay clears the msi clock back to a state equivalent to what could
Dclear_f0_f1_f3_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could
Dclear_f2_f4_f7_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could
Dclear_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could
/Zephyr-latest/soc/st/stm32/stm32wb0x/
Dram_sections.ld11 * SRAM0 unused, even though it could store data.
/Zephyr-latest/doc/build/dts/
Dmain-example.dts7 * If you change it for one example, you could break others, so be careful.
/Zephyr-latest/doc/project/
Dissues.rst19 It could happen that the issue being reported is identified as a regression,
24 To identify the commit causing the regression, several methods could be used,
/Zephyr-latest/samples/net/tftp_client/
DKconfig19 When DNS resolver is enabled, DNS domain names could be used as well.
/Zephyr-latest/doc/services/portability/
Dcmsis_rtos_v1.rst9 microcontrollers alone, it could be easily extended to other microcontrollers
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32wba_core/boards/
Dclear_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could
/Zephyr-latest/samples/tfm_integration/tfm_regression_test/boards/
Dnucleo_l552ze_q_stm32l552xx_ns.overlay8 /* This partition table could be used along with TFM configuration:
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/
Dclear_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could
/Zephyr-latest/samples/subsys/fs/fs_sample/
DKconfig14 In case when no files could be listed, because there are none,
/Zephyr-latest/.github/ISSUE_TEMPLATE/
D001_bug_report.md25 Please also mention any information which could help others to understand
69 Add any other context that could be relevant to your issue, such as pin setting,
/Zephyr-latest/boards/shields/x_nucleo_idb05a1/doc/
Dindex.rst42 Shield configuration could be modified by moving resistors as
48 expansion board could be made:
53 You could check Figure 3 in `X-NUCLEO-IDB05A1 databrief`_ for more details.
/Zephyr-latest/cmake/
Dpristine.cmake3 # NB: This could be dangerous to execute.
/Zephyr-latest/boards/nxp/lpcxpresso55s69/
Dlpcxpresso55s69_lpc55s69_cpu1.dts33 * For example, SRAM0-3 could be allocated to cpu0 with only SRAM4
/Zephyr-latest/soc/espressif/esp32/
DKconfig77 Larger number of buffers could increase throughput somehow.
85 Larger number of buffers could increase throughput somehow.
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h5_core/boards/
Dclear_clocks.overlay9 * Warning: This overlay clears clocks back to a state equivalent to what could
/Zephyr-latest/samples/boards/nordic/nrf_led_matrix/
DREADME.rst17 but it could be ported to any board with an nRF SoC and the proper number
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_core/boards/
Dclear_clocks.overlay8 * Warning: This overlay clears clocks back to a state equivalent to what could

12345678910>>...13