Home
last modified time | relevance | path

Searched refs:CNTCR_OFF (Results 1 – 14 of 14) sorted by relevance

/trusted-firmware-a-3.6.0-3.5.0/drivers/st/clk/
Dstm32mp_clkfunc.c337 mmio_clrbits_32(STGEN_BASE + CNTCR_OFF, CNTCR_EN); in stm32mp_stgen_config()
343 mmio_setbits_32(STGEN_BASE + CNTCR_OFF, CNTCR_EN); in stm32mp_stgen_config()
373 mmio_clrbits_32(STGEN_BASE + CNTCR_OFF, CNTCR_EN); in stm32mp_stgen_restore_counter()
376 mmio_setbits_32(STGEN_BASE + CNTCR_OFF, CNTCR_EN); in stm32mp_stgen_restore_counter()
/trusted-firmware-a-3.6.0-3.5.0/drivers/nxp/timer/
Dnxp_timer.c107 mmio_write_32(g_nxp_timer_addr + CNTCR_OFF, in delay_timer_init()
140 mmio_write_32(g_nxp_timer_addr + CNTCR_OFF, in enable_init_timer()
/trusted-firmware-a-3.6.0-3.5.0/plat/socionext/uniphier/
Duniphier_bl31_setup.c81 mmio_write_32(cntctl_base + CNTCR_OFF, CNTCR_FCREQ(0U) | CNTCR_EN); in bl31_platform_setup()
/trusted-firmware-a-3.6.0-3.5.0/plat/renesas/common/
Dbl31_plat_setup.c112 mmio_write_32(RCAR_CNTC_BASE + CNTCR_OFF, CNTCR_FCREQ(U(0)) | CNTCR_EN); in bl31_platform_setup()
/trusted-firmware-a-3.6.0-3.5.0/plat/arm/common/sp_min/
Darm_sp_min_setup.c202 mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF, in sp_min_platform_setup()
/trusted-firmware-a-3.6.0-3.5.0/plat/imx/imx7/common/
Dimx7_bl2_el3_common.c130 mmio_write_32(SYS_CNTCTL_BASE + CNTCR_OFF, in imx7_setup_system_counter()
/trusted-firmware-a-3.6.0-3.5.0/plat/arm/board/fvp_r/
Dfvp_r_common.c267 mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF, in fvp_timer_init()
/trusted-firmware-a-3.6.0-3.5.0/plat/socionext/synquacer/
Dsq_bl31_setup.c200 mmio_write_32(SQ_SYS_CNTCTL_BASE + CNTCR_OFF, in bl31_platform_setup()
/trusted-firmware-a-3.6.0-3.5.0/plat/arm/common/
Darm_bl31_setup.c289 mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF, in arm_bl31_platform_setup()
/trusted-firmware-a-3.6.0-3.5.0/plat/arm/board/fvp/
Dfvp_common.c487 mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF, in fvp_timer_init()
/trusted-firmware-a-3.6.0-3.5.0/plat/renesas/rzg/
Dbl2_plat_setup.c1018 mmio_setbits_32(RCAR_CNTC_BASE + (uintptr_t)CNTCR_OFF, in bl2_init_generic_timer()
/trusted-firmware-a-3.6.0-3.5.0/include/arch/aarch32/
Darch.h85 #define CNTCR_OFF U(0x000) macro
/trusted-firmware-a-3.6.0-3.5.0/plat/renesas/rcar/
Dbl2_plat_setup.c1197 mmio_setbits_32(RCAR_CNTC_BASE + (uintptr_t)CNTCR_OFF, in bl2_init_generic_timer()
/trusted-firmware-a-3.6.0-3.5.0/include/arch/aarch64/
Darch.h131 #define CNTCR_OFF U(0x000) macro