Home
last modified time | relevance | path

Searched refs:Zero (Results 1 – 25 of 41) sorted by relevance

12

/Zephyr-latest/boards/arduino/zero/doc/
Dindex.rst6 The Arduino Zero is a maker-friendly development board with
30 connections. Download the `Arduino Zero Schematic`_ for more detail.
57 The SAMD21 MCU has 6 SERCOM based SPIs. On the Arduino Zero, SERCOM4
72 Arduino Zero, the DAC is available on pin A0.
77 The Arduino Zero comes with a Atmel Embedded Debugger (EDBG). This
92 #. Connect the Arduino Zero to your host computer using the USB debug
128 .. _Arduino Zero Schematic:
/Zephyr-latest/boards/arduino/mkrzero/doc/
Dindex.rst6 The Arduino MKR Zero built with smaller MKR form factor and powered by Atmel's SAMD21 MCU.
29 connections. Download the `Arduino MKR Zero Schematic`_ for more detail.
53 The SAMD21 MCU has 6 SERCOM based SPIs. On the Arduino MKR Zero, SERCOM1
76 Arduino MKR Zero, the DAC is available on pin A0.
81 The Arduino MKR Zero ships the BOSSA compatible bootloader. The
95 #. Connect the MKR Zero to your host computer using USB
136 .. _Arduino MKR Zero Schematic:
/Zephyr-latest/boards/arduino/mkrzero/
DKconfig.defconfig1 # Arduino MKR Zero board configuration
Darduino_mkrzero.dts14 model = "Arduino MKR Zero";
/Zephyr-latest/boards/openisa/rv32m1_vega/
Drv32m1_vega_openisa_rv32m1_zero_riscy.dts12 model = "OpenISA RV32M1 Vega Zero RISCY";
/Zephyr-latest/boards/waveshare/rp2040_zero/doc/
Dindex.rst6 RP2040-Zero, A Low-Cost, High-Performance Pico-Like MCU Board Based On Raspberry Pi Microcontroller…
68 You must flash the RP2040-Zero with an UF2 file. One option is to use West (Zephyr’s meta-tool). To…
82 .. _Official Documentation: https://www.waveshare.com/wiki/RP2040-Zero
/Zephyr-latest/dts/arm/nordic/
Dnrf54l20_enga_cpuapp.dtsi33 <229 NRF_DEFAULT_IRQ_PRIORITY>; /* reserved for Zero Latency IRQs */
Dnrf54l09_enga_cpuapp.dtsi71 <229 NRF_DEFAULT_IRQ_PRIORITY>; /* reserved for Zero Latency IRQs */
Dnrf54l_05_10_15_cpuapp.dtsi75 <229 NRF_DEFAULT_IRQ_PRIORITY>; /* reserved for Zero Latency IRQs */
/Zephyr-latest/soc/silabs/silabs_s2/
DKconfig.defconfig25 # need to activate Zero Latency IRQ in Zephyr by default. The level (2) depends on the
/Zephyr-latest/drivers/ieee802154/
DKconfig.dw100020 Zero value disables SNIFF mode.
/Zephyr-latest/samples/subsys/usb/testusb/
DREADME.rst9 and has a similar interface to "Gadget Zero" of the Linux kernel.
56 Since we use the "Gadget Zero" interface we specify reference device
/Zephyr-latest/drivers/timer/
DKconfig.nrf_rtc34 Enable use of __disable_irq() to disable Zero Latency IRQs to prevent
/Zephyr-latest/boards/nordic/nrf54l09pdk/
Dnrf54l09_cpuapp_common.dtsi47 /* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
/Zephyr-latest/boards/nordic/nrf54l20pdk/
Dnrf54l20_cpuapp_common.dtsi47 /* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
/Zephyr-latest/boards/panasonic/panb511evb/
Dpanb511evb_nrf54l15_cpuapp_common.dtsi49 /* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
/Zephyr-latest/boards/nordic/nrf54l15dk/
Dnrf54l_05_10_15_cpuapp_common.dtsi49 /* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
/Zephyr-latest/boards/arduino/zero/
Darduino_zero.dts13 model = "Arduino Zero";
/Zephyr-latest/cmake/sca/eclair/ECL/
Dtoolchain.ecl43 ext_flexible_array_in_array: see Chapter \"6.18 Arrays of Length Zero\" of "GCC_MANUAL".
56 -doc="See Chapter \"6.18 Arrays of Length Zero\" of "GCC_MANUAL"."
/Zephyr-latest/samples/boards/st/ccm/
DREADME.rst59 Zero initialized BSS area : [0x10000000, 0x10000007)
105 Zero initialized BSS area : [0x10000000, 0x10000007)
/Zephyr-latest/boards/native/nrf_bsim/
Dnrf54l15bsim_nrf54l15_cpuapp.dts68 /* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
/Zephyr-latest/subsys/fs/
DKconfig38 system types. Zero or a negative value selects the maximum
/Zephyr-latest/boards/st/nucleo_f303k8/doc/
Dindex.rst83 The Nucleo F303K8 board features an Arduino Zero V3 connector. Board is configured as follows:
/Zephyr-latest/arch/arm/core/cortex_m/
DKconfig315 bool "Zero-latency interrupts"
323 Zero-latency interrupt can be used to set up an interrupt at the
326 Since Zero-latency ISRs will run in the same priority or possibly at
/Zephyr-latest/doc/hardware/arch/
Darm_cortex_m.rst44 | | Zero Latency interrupts | N | N |…
255 One exception to the above rules is when Zephyr applications support Zero Latency Interrupts
317 Zero Latency interrupts
322 not be masked by interrupt locking. Zero-latency interrupt can be used to set up
326 Zero latency IRQs have minimal interrupt latency, as they will always preempt regular HW

12