Home
last modified time | relevance | path

Searched refs:RCC_PLLCFGR_PLLN_Pos (Results 1 – 6 of 6) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_hal_rcc.c1395 … pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in HAL_RCC_GetSysClockFreq()
1399 … pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in HAL_RCC_GetSysClockFreq()
1404 … pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in HAL_RCC_GetSysClockFreq()
1590 RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in HAL_RCC_GetOscConfig()
1824 … pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in RCC_GetSysClockFreqFromPLLSource()
1828 … pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in RCC_GetSysClockFreqFromPLLSource()
1833 pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in RCC_GetSysClockFreqFromPLLSource()
Dstm32l4xx_hal_rcc_ex.c1308 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in HAL_RCCEx_GetPeriphCLKFreq()
1362 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in HAL_RCCEx_GetPeriphCLKFreq()
1400 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in HAL_RCCEx_GetPeriphCLKFreq()
1995 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in HAL_RCCEx_GetPeriphCLKFreq()
3325 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in RCCEx_GetSAIxPeriphCLKFreq()
3392 plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos; in RCCEx_GetSAIxPeriphCLKFreq()
Dstm32l4xx_ll_utils.c764 pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos)); in UTILS_GetPLLOutputFrequency()
Dstm32l4xx_ll_rcc.c269 LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos); in LL_RCC_DeInit()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_rcc.h3816 Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR); in LL_RCC_PLL_ConfigDomain_SYS()
3925 Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); in LL_RCC_PLL_ConfigDomain_SAI()
3928 Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); in LL_RCC_PLL_ConfigDomain_SAI()
3978 Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); in LL_RCC_PLL_ConfigDomain_48M()
4017 return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); in LL_RCC_PLL_GetN()
/loramac-node-2.7.6/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h10770 #define RCC_PLLCFGR_PLLN_Pos (8U) macro
10771 #define RCC_PLLCFGR_PLLN_Msk (0x7FUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007F00 */
10773 #define RCC_PLLCFGR_PLLN_0 (0x01UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
10774 #define RCC_PLLCFGR_PLLN_1 (0x02UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
10775 #define RCC_PLLCFGR_PLLN_2 (0x04UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
10776 #define RCC_PLLCFGR_PLLN_3 (0x08UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
10777 #define RCC_PLLCFGR_PLLN_4 (0x10UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
10778 #define RCC_PLLCFGR_PLLN_5 (0x20UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
10779 #define RCC_PLLCFGR_PLLN_6 (0x40UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */