Home
last modified time | relevance | path

Searched refs:CCR5 (Results 1 – 5 of 5) sorted by relevance

/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Src/
Dstm32l4xx_hal_tim_ex.c2138 htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1); in HAL_TIMEx_GroupChannel5()
2141 htim->Instance->CCR5 |= Channels; in HAL_TIMEx_GroupChannel5()
Dstm32l4xx_hal_tim.c5972 TIMx->CCR5 = OC_Config->Pulse; in TIM_OC5_SetConfig()
/loramac-node-2.7.6/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_tim.h2622 WRITE_REG(TIMx->CCR5, CompareValue); in LL_TIM_OC_SetCompareCH5()
2713 return (uint32_t)(READ_REG(TIMx->CCR5)); in LL_TIM_OC_GetCompareCH5()
2746 MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, GroupCH5); in LL_TIM_SetCH5CombinedChannels()
Dstm32l4xx_hal_tim.h1447 ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\
1468 ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\
/loramac-node-2.7.6/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h934 __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ member