Home
last modified time | relevance | path

Searched refs:SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h31704 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31705 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151fxx_cm4.h31867 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31868 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151axx_ca7.h31704 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31705 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151axx_cm4.h31670 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31671 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151dxx_cm4.h31670 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31671 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151cxx_ca7.h31901 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31902 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151cxx_cm4.h31867 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31868 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp151fxx_ca7.h31901 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
31902 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153axx_ca7.h33255 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33256 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153axx_cm4.h33221 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33222 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153cxx_ca7.h33452 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33453 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153cxx_cm4.h33418 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33419 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153dxx_ca7.h33255 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33256 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153dxx_cm4.h33221 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33222 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153fxx_ca7.h33452 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33453 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp153fxx_cm4.h33418 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
33419 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157axx_ca7.h34478 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34479 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157axx_cm4.h34444 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34445 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157cxx_ca7.h34675 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34676 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157cxx_cm4.h34641 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34642 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157dxx_ca7.h34478 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34479 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157dxx_cm4.h34444 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34445 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157fxx_ca7.h34675 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34676 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …
Dstm32mp157fxx_cm4.h34641 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos (16U) macro
34642 #define SYSCFG_PMCCLRR_ETH_CLK_SEL_Msk (0x1UL << SYSCFG_PMCCLRR_ETH_CLK_SEL_Pos) …