/hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
D | stm32l552xx.h | 9646 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 9647 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l562xx.h | 9978 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 9979 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l4r5xx.h | 14952 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 14953 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4r7xx.h | 15451 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 15452 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4s5xx.h | 15299 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 15300 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4s7xx.h | 15798 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 15799 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4p5xx.h | 15944 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 15945 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4q5xx.h | 16455 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 16456 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4r9xx.h | 18583 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 18584 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32l4s9xx.h | 18930 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 18931 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
/hal_stm32-latest/stm32cube/stm32h7xx/soc/ |
D | stm32h7a3xx.h | 18937 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 18938 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h7b0xx.h | 19417 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 19418 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h7b0xxq.h | 19429 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 19430 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h7a3xxq.h | 18949 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 18950 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h7b3xx.h | 19424 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 19425 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h7b3xxq.h | 19436 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 19437 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h730xxq.h | 21117 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 21118 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h733xx.h | 21105 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 21106 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h725xx.h | 20630 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 20631 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h730xx.h | 21105 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 21106 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h735xx.h | 21117 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 21118 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
D | stm32h723xx.h | 20618 #define OCTOSPI_CCR_DDTR_Pos (27U) macro 20619 #define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos) /*!< 0x08000000 */
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h523xx.h | 11427 #define OCTOSPI_CCR_DDTR_Pos XSPI_CCR_DDTR_Pos macro
|
D | stm32h562xx.h | 12153 #define OCTOSPI_CCR_DDTR_Pos XSPI_CCR_DDTR_Pos macro
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 12526 #define OCTOSPI_CCR_DDTR_Pos XSPI_CCR_DDTR_Pos macro
|