Home
last modified time | relevance | path

Searched refs:LL_APB1_GRP1_PERIPH_I3C1 (Results 1 – 7 of 7) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_ll_i3c.c86 LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
89 LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_i3c.c85 LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
88 LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_ll_i3c.c85 LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
88 LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I3C1); in LL_I3C_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_hal_rcc.h1120 #define __HAL_RCC_I3C1_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I3C1)
1121 #define __HAL_RCC_I3C1_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I3C1)
1610 #define __HAL_RCC_I3C1_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I3C1)
2066 #define __HAL_RCC_I3C1_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I3C1)
2067 #define __HAL_RCC_I3C1_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I3C1)
2626 …fine __HAL_RCC_I3C1_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockLowPower(LL_APB1_GRP1_PERIPH_I3C1)
2627 …ine __HAL_RCC_I3C1_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockLowPower(LL_APB1_GRP1_PERIPH_I3C1)
3097 …HAL_RCC_I3C1_IS_CLK_SLEEP_ENABLED() LL_APB1_GRP1_IsEnabledClockLowPower(LL_APB1_GRP1_PERIPH_I3C1)
Dstm32n6xx_ll_bus.h246 #define LL_APB1_GRP1_PERIPH_I3C1 RCC_APB1ENR1_I3C1EN macro
271 … LL_APB1_GRP1_PERIPH_I2C3 | LL_APB1_GRP1_PERIPH_I3C1 | \
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_bus.h247 #define LL_APB1_GRP1_PERIPH_I3C1 RCC_APB1LENR_I3C1EN macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_bus.h183 #define LL_APB1_GRP1_PERIPH_I3C1 RCC_APB1ENR1_I2C1_I3C1EN macro