Home
last modified time | relevance | path

Searched refs:DMA_LIFCR_CTCIF1_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1751 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1752 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f410rx.h1751 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1752 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f410tx.h1741 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1742 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f401xc.h1692 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1693 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f401xe.h1692 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1693 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f411xe.h1695 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
1696 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f405xx.h5784 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5785 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f412cx.h5845 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5846 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f415xx.h5966 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5967 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f423xx.h6238 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6239 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f407xx.h6084 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6085 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f412zx.h5905 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5906 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f412rx.h5899 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5900 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f412vx.h5901 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5902 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f413xx.h6202 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6203 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f427xx.h6175 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6176 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5936 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5937 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f205xx.h5786 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5787 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f207xx.h6085 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6086 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f217xx.h6235 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
6236 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5751 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5752 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f722xx.h5735 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5736 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f730xx.h5965 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5966 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f733xx.h5965 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5966 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */
Dstm32f732xx.h5949 #define DMA_LIFCR_CTCIF1_Pos (11U) macro
5950 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */

1234