Home
last modified time | relevance | path

Searched refs:DCACHE_CR_EN_Msk (Results 1 – 15 of 15) sorted by relevance

/hal_stm32-3.6.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h9206 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
9207 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u545xx.h9606 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
9607 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u575xx.h10228 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
10229 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5f7xx.h12034 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
12035 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u595xx.h10536 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
10537 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5a5xx.h10985 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
10986 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u585xx.h10677 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
10678 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u599xx.h14255 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
14256 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5g7xx.h12483 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
12484 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5a9xx.h14704 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
14705 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5f9xx.h15160 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
15161 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32u5g9xx.h15609 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
15610 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
/hal_stm32-3.6.0/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h9594 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
9595 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32h563xx.h11678 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
11679 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */
Dstm32h573xx.h12113 #define DCACHE_CR_EN_Msk (0x1UL << DCACHE_CR_EN_Pos) /*!< 0x00000001… macro
12114 #define DCACHE_CR_EN DCACHE_CR_EN_Msk /*!< Enable */