Home
last modified time | relevance | path

Searched refs:CCFG (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-3.5.0/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_fdcan.c697 SET_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_BCC); in HAL_FDCAN_ConfigClockCalibration()
700 MODIFY_REG(FDCAN_CCU->CCFG, FDCANCCU_CCFG_CDIV, sCcuConfig->ClockDivider); in HAL_FDCAN_ConfigClockCalibration()
705 CLEAR_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_BCC); in HAL_FDCAN_ConfigClockCalibration()
708 MODIFY_REG(FDCAN_CCU->CCFG, in HAL_FDCAN_ConfigClockCalibration()
762 SET_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_SWR); in HAL_FDCAN_ResetClockCalibrationState()
/hal_stm32-3.5.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_fdcan.c1689 SET_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_BCC); in HAL_FDCAN_ConfigClockCalibration()
1692 MODIFY_REG(FDCAN_CCU->CCFG, FDCANCCU_CCFG_CDIV, sCcuConfig->ClockDivider); in HAL_FDCAN_ConfigClockCalibration()
1697 CLEAR_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_BCC); in HAL_FDCAN_ConfigClockCalibration()
1700 MODIFY_REG(FDCAN_CCU->CCFG, in HAL_FDCAN_ConfigClockCalibration()
1754 SET_BIT(FDCAN_CCU->CCFG, FDCANCCU_CCFG_SWR); in HAL_FDCAN_ResetClockCalibrationState()
/hal_stm32-3.5.0/stm32cube/stm32h7xx/soc/
Dstm32h7b3xx.h405 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h7a3xx.h402 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h7b3xxq.h406 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h7b0xx.h405 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h7b0xxq.h406 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h7a3xxq.h403 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h723xx.h405 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h730xx.h408 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h733xx.h408 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h742xx.h404 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h730xxq.h409 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h725xx.h406 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h735xx.h409 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h745xx.h437 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h750xx.h408 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h743xx.h407 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h745xg.h437 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h755xx.h438 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h753xx.h408 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h747xg.h438 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h757xx.h439 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
Dstm32h747xx.h438 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member
/hal_stm32-3.5.0/stm32cube/stm32mp1xx/soc/
Dstm32mp153axx_cm4.h416 __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ member

12