Home
last modified time | relevance | path

Searched refs:_SMU_PPUFS_PERIPHID_ADC0 (Results 1 – 25 of 69) sorted by relevance

123

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_smu.h312 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000002UL /**< Mode ADC0 for … macro
349 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_smu.h312 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000002UL /**< Mode ADC0 for … macro
349 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_smu.h327 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000002UL /**< Mode ADC0 for … macro
367 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_smu.h327 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000002UL /**< Mode ADC0 for … macro
367 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_smu.h327 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000002UL /**< Mode ADC0 for … macro
367 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_smu.h418 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
475 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b390f1024gl112.h7853 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
7908 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b390f512gl112.h7853 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
7908 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512il120.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512im64.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512iq100.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512iq64.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512gq100.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512gq64.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512il112.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b110f1024gm64.h8620 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8673 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b110f1024gq64.h8620 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8673 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512gl112.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512gl120.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b530f512gm64.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b510f1024gq100.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b510f1024gq64.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b510f1024gl112.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
Defm32gg12b510f1024gl120.h8656 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000003UL /**< Mode ADC0 for … macro
8710 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_smu.h459 #define _SMU_PPUFS_PERIPHID_ADC0 0x00000004UL /**< Mode ADC0 for … macro
524 #define SMU_PPUFS_PERIPHID_ADC0 (_SMU_PPUFS_PERIPHID_ADC0 << 0) /**< Shifted mode A…

123