Home
last modified time | relevance | path

Searched refs:_SMU_PPUFS_PERIPHID_I2C0 (Results 1 – 25 of 69) sorted by relevance

123

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_smu.h324 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
361 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_smu.h324 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
361 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_smu.h339 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
379 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_smu.h339 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
379 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_smu.h339 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
379 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_smu.h433 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
490 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b390f1024gl112.h7868 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
7923 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b390f512gl112.h7868 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
7923 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b110f1024iq64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024gl120.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024gm64.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024gl112.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b530f512im64.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b530f512iq64.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b130f512gm64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b130f512gq64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b130f512im64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b130f512iq64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b530f512iq100.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b110f1024gm64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b110f1024gq64.h8635 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8688 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024iq100.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024gq64.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
Defm32gg12b510f1024il112.h8671 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000012UL /**< Mode I2C0 for … macro
8725 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_smu.h475 #define _SMU_PPUFS_PERIPHID_I2C0 0x00000014UL /**< Mode I2C0 for … macro
540 #define SMU_PPUFS_PERIPHID_I2C0 (_SMU_PPUFS_PERIPHID_I2C0 << 0) /**< Shifted mode I…

123