Home
last modified time | relevance | path

Searched refs:SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h72641 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
72647 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
DMIMXRT1175_cm7.h71739 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
71745 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h71237 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
71243 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
DMIMXRT1165_cm4.h72139 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
72145 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h71739 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
71745 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h77602 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
77608 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
DMIMXRT1166_cm7.h76700 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
76706 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h78101 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
78107 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
DMIMXRT1173_cm7.h77199 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
77205 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h77202 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
77208 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm7.h87869 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
87875 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)
DMIMXRT1176_cm4.h88771 #define SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK (0x20U) macro
88777 …t32_t)(((uint32_t)(x)) << SRC_DOMAIN_USBPHY2_CPU1_WAIT_SHIFT)) & SRC_DOMAIN_USBPHY2_CPU1_WAIT_MASK)