Home
last modified time | relevance | path

Searched refs:SCG_LPFLLCSR_LPFLLERR_MASK (Results 1 – 25 of 25) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/drivers/
Dfsl_clock.c802 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
855 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/drivers/
Dfsl_clock.c739 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
791 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/drivers/
Dfsl_clock.c782 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
835 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/drivers/
Dfsl_clock.c798 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
851 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/drivers/
Dfsl_clock.c802 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
855 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/drivers/
Dfsl_clock.c798 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
851 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/drivers/
Dfsl_clock.c802 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
855 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/drivers/
Dfsl_clock.c782 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
835 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/drivers/
Dfsl_clock.c782 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
835 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/drivers/
Dfsl_clock.c804 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
857 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/drivers/
Dfsl_clock.c850 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
903 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/drivers/
Dfsl_clock.c850 if ((SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) != 0UL) in CLOCK_InitLpFll()
903 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h10272 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
10278 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h10274 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
10280 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h11111 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
11117 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h12842 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12848 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/
DMKE12Z9.h12809 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12815 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h12848 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12854 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h12845 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12851 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h13052 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
13058 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/
DMKE17Z9.h12813 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12819 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h13055 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
13061 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/
DMKE13Z9.h12811 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
12817 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm4.h18077 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
18083 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
DK32L3A60_cm0plus.h18187 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
18193 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)