Home
last modified time | relevance | path

Searched refs:CLOCK_IP_HAS_PLL_PHI0_CLK (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-3.6.0/s32/soc/s32k344/include/
DClock_Ip_Cfg_Defines.h226 #define CLOCK_IP_HAS_PLL_PHI0_CLK 9U macro
/hal_nxp-3.6.0/s32/drivers/s32k3/Mcu/include/
DClock_Ip_Types.h397 #if defined(CLOCK_IP_HAS_PLL_PHI0_CLK)
398 PLL_PHI0_CLK = CLOCK_IP_HAS_PLL_PHI0_CLK,
/hal_nxp-3.6.0/s32/drivers/s32ze/Mcu/include/
DClock_Ip_Types.h404 #if defined(CLOCK_IP_HAS_PLL_PHI0_CLK)
405 PLL_PHI0_CLK = CLOCK_IP_HAS_PLL_PHI0_CLK,
/hal_nxp-3.6.0/s32/drivers/s32k1/Mcu/include/
DClock_Ip_Types.h487 #if defined(CLOCK_IP_HAS_PLL_PHI0_CLK)
488 PLL_PHI0_CLK = CLOCK_IP_HAS_PLL_PHI0_CLK,