/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1175/drivers/ |
D | fsl_clock.c | 1682 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1788 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1176/drivers/ |
D | fsl_clock.c | 1682 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1788 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1173/drivers/ |
D | fsl_clock.c | 1682 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1788 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1165/drivers/ |
D | fsl_clock.c | 1669 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1775 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1172/drivers/ |
D | fsl_clock.c | 1682 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1788 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1166/drivers/ |
D | fsl_clock.c | 1669 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1775 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1171/drivers/ |
D | fsl_clock.c | 1682 USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs0PhyPllClock() 1788 USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbhs1PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT685S/drivers/ |
D | fsl_clock.c | 1538 USBPHY->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbHs0PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT633S/drivers/ |
D | fsl_clock.c | 1534 USBPHY->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_POWER(1) | USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK); in CLOCK_EnableUsbHs0PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT595S/drivers/ |
D | fsl_clock.c | 1862 USBPHY->PLL_SIC_SET = USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK; in CLOCK_EnableUsbHs0PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT555S/drivers/ |
D | fsl_clock.c | 1862 USBPHY->PLL_SIC_SET = USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK; in CLOCK_EnableUsbHs0PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT533S/drivers/ |
D | fsl_clock.c | 1862 USBPHY->PLL_SIC_SET = USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK; in CLOCK_EnableUsbHs0PhyPllClock()
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5528/ |
D | LPC5528.h | 27747 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 27749 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5526/ |
D | LPC5526.h | 27747 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 27749 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S28/ |
D | LPC55S28.h | 29403 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 29405 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S26/ |
D | LPC55S26.h | 29403 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 29405 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/ |
D | LPC55S16.h | 32078 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 32080 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/ |
D | LPC55S14.h | 32077 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 32079 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5514/ |
D | LPC5514.h | 29809 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 29811 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S66/ |
D | LPC55S66_cm33_core1.h | 30035 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 30037 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
D | LPC55S66_cm33_core0.h | 30035 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 30037 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S69/ |
D | LPC55S69_cm33_core0.h | 30035 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 30037 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
D | LPC55S69_cm33_core1.h | 30035 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 30037 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5516/ |
D | LPC5516.h | 29810 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 29812 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT685S/ |
D | MIMXRT685S_dsp.h | 31284 #define USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK (0x200000U) macro 31286 …2_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_REG_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK)
|