Home
last modified time | relevance | path

Searched refs:configValue (Results 1 – 16 of 16) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/imxrt6xx/
Dfsl_flexspi.c254 uint32_t configValue = 0; in FLEXSPI_Init() local
272configValue = FLEXSPI_MCR0_RXCLKSRC(config->rxSampleClock) | FLEXSPI_MCR0_DOZEEN(config->enableDoz… in FLEXSPI_Init()
287 base->MCR0 = configValue; in FLEXSPI_Init()
290 configValue = in FLEXSPI_Init()
292 base->MCR1 = configValue; in FLEXSPI_Init()
295 configValue = base->MCR2; in FLEXSPI_Init()
296configValue &= ~(FLEXSPI_MCR2_RESUMEWAIT_MASK | FLEXSPI_MCR2_SCKBDIFFOPT_MASK | FLEXSPI_MCR2_SAMED… in FLEXSPI_Init()
298 configValue |= FLEXSPI_MCR2_RESUMEWAIT(config->ahbConfig.resumeWaitCycle) | in FLEXSPI_Init()
303 base->MCR2 = configValue; in FLEXSPI_Init()
306 configValue = base->AHBCR; in FLEXSPI_Init()
[all …]
Dfsl_flexspi_dma.c512 uint32_t configValue = 0; in FLEXSPI_TransferDMA() local
544 configValue = FLEXSPI_IPCR1_IDATSZ(xfer->dataSize); in FLEXSPI_TransferDMA()
548configValue |= FLEXSPI_IPCR1_ISEQID(xfer->seqIndex) | FLEXSPI_IPCR1_ISEQNUM((uint32_t)xfer->SeqNum… in FLEXSPI_TransferDMA()
549 base->IPCR1 = configValue; in FLEXSPI_TransferDMA()
Dfsl_i3c.c586 uint32_t configValue; in I3C_Init() local
615 configValue = base->SCONFIG; in I3C_Init()
617 configValue &= ~(I3C_SCONFIG_SADDR_MASK | I3C_SCONFIG_BAMATCH_MASK | I3C_SCONFIG_OFFLINE_MASK | in I3C_Init()
620 configValue |= I3C_SCONFIG_SADDR(config->staticAddr) | I3C_SCONFIG_BAMATCH(matchCount) | in I3C_Init()
636 base->SCONFIG = configValue; in I3C_Init()
2055 uint32_t configValue = base->SCONFIG; in I3C_SlaveInit() local
2071 configValue &= ~(I3C_SCONFIG_SADDR_MASK | I3C_SCONFIG_BAMATCH_MASK | I3C_SCONFIG_OFFLINE_MASK | in I3C_SlaveInit()
2074 configValue |= I3C_SCONFIG_SADDR(slaveConfig->staticAddr) | I3C_SCONFIG_BAMATCH(matchCount) | in I3C_SlaveInit()
2092 base->SCONFIG = configValue; in I3C_SlaveInit()
/hal_nxp-2.7.6/mcux/drivers/imx/
Dfsl_flexspi.c254 uint32_t configValue = 0; in FLEXSPI_Init() local
272configValue = FLEXSPI_MCR0_RXCLKSRC(config->rxSampleClock) | FLEXSPI_MCR0_DOZEEN(config->enableDoz… in FLEXSPI_Init()
287 base->MCR0 = configValue; in FLEXSPI_Init()
290 configValue = in FLEXSPI_Init()
292 base->MCR1 = configValue; in FLEXSPI_Init()
295 configValue = base->MCR2; in FLEXSPI_Init()
296configValue &= ~(FLEXSPI_MCR2_RESUMEWAIT_MASK | FLEXSPI_MCR2_SCKBDIFFOPT_MASK | FLEXSPI_MCR2_SAMED… in FLEXSPI_Init()
298 configValue |= FLEXSPI_MCR2_RESUMEWAIT(config->ahbConfig.resumeWaitCycle) | in FLEXSPI_Init()
303 base->MCR2 = configValue; in FLEXSPI_Init()
306 configValue = base->AHBCR; in FLEXSPI_Init()
[all …]
Dfsl_flexspi_edma.c163 uint32_t configValue = 0; in FLEXSPI_TransferEDMA() local
199 configValue = FLEXSPI_IPCR1_IDATSZ(xfer->dataSize); in FLEXSPI_TransferEDMA()
203configValue |= FLEXSPI_IPCR1_ISEQID(xfer->seqIndex) | FLEXSPI_IPCR1_ISEQNUM((uint32_t)xfer->SeqNum… in FLEXSPI_TransferEDMA()
204 base->IPCR1 = configValue; in FLEXSPI_TransferEDMA()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
Dfsl_iomuxc.h452 uint32_t configValue) in IOMUXC_SetPinConfig() argument
456 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
Dfsl_iomuxc.h480 uint32_t configValue) in IOMUXC_SetPinConfig() argument
484 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMX8MM6/
Dfsl_iomuxc.h641 uint32_t configValue) in IOMUXC_SetPinConfig() argument
645 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
Dfsl_iomuxc.h842 uint32_t configValue) in IOMUXC_SetPinConfig() argument
846 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
Dfsl_iomuxc.h896 uint32_t configValue) in IOMUXC_SetPinConfig() argument
900 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
Dfsl_iomuxc.h1130 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1134 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
Dfsl_iomuxc.h1130 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1134 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
Dfsl_iomuxc.h1307 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1311 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
Dfsl_iomuxc.h1291 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1295 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
Dfsl_iomuxc.h1307 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1311 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
Dfsl_iomuxc.h1670 uint32_t configValue) in IOMUXC_SetPinConfig() argument
1674 *((volatile uint32_t *)configRegister) = configValue; in IOMUXC_SetPinConfig()