Home
last modified time | relevance | path

Searched refs:SYS_GPA_MFPL_PA7MFP_Pos (Results 1 – 2 of 2) sorted by relevance

/hal_nuvoton-3.4.0/m48x/StdDriver/inc/
Dsys.h246 #define SYS_GPA_MFPL_PA7MFP_GPIO (0x00UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< General purpo…
247 #define SYS_GPA_MFPL_PA7MFP_EBI_AD7 (0x02UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< EBI address/d…
248 #define SYS_GPA_MFPL_PA7MFP_EMAC_RMII_CRSDV (0x03UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< MII Receive D…
249 #define SYS_GPA_MFPL_PA7MFP_SPI1_CLK (0x04UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< SPI1 serial c…
250 #define SYS_GPA_MFPL_PA7MFP_SC2_DAT (0x06UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< SmartCard2 da…
251 #define SYS_GPA_MFPL_PA7MFP_UART0_TXD (0x07UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< Data transmit…
252 #define SYS_GPA_MFPL_PA7MFP_I2C1_SCL (0x08UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< I2C1 clock pi…
253 #define SYS_GPA_MFPL_PA7MFP_QSPI1_MISO1 (0x09UL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< 2nd QSPI1 MIS…
254 #define SYS_GPA_MFPL_PA7MFP_EPWM1_CH4 (0x0BUL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< EPWM1 channel…
255 #define SYS_GPA_MFPL_PA7MFP_BPWM1_CH2 (0x0CUL<<SYS_GPA_MFPL_PA7MFP_Pos) /*!< BPWM1 channel…
[all …]
/hal_nuvoton-3.4.0/m48x/Devices/M480/Include/
Dsys_reg.h2489 #define SYS_GPA_MFPL_PA7MFP_Pos (28) /*!< SYS… macro
2490 #define SYS_GPA_MFPL_PA7MFP_Msk (0xful << SYS_GPA_MFPL_PA7MFP_Pos) /*!< SYS…