Home
last modified time | relevance | path

Searched refs:dr3 (Results 1 – 5 of 5) sorted by relevance

/hal_espressif-latest/components/hal/esp32s3/include/hal/
Dclk_tree_ll.h310 uint8_t dr3; in clk_ll_bbpll_set_config() local
322 dr3 = 0; in clk_ll_bbpll_set_config()
330 dr3 = 1; in clk_ll_bbpll_set_config()
338 dr3 = 0; in clk_ll_bbpll_set_config()
351 dr3 = 0; in clk_ll_bbpll_set_config()
359 dr3 = 0; in clk_ll_bbpll_set_config()
367 dr3 = 0; in clk_ll_bbpll_set_config()
380 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_config()
702 uint8_t dr3 = 0; in clk_ll_bbpll_set_frequency_for_mspi_tuning() local
714 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_frequency_for_mspi_tuning()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Dclk_tree_ll.h308 uint8_t dr3; in clk_ll_bbpll_set_config() local
320 dr3 = 0; in clk_ll_bbpll_set_config()
329 dr3 = 1; in clk_ll_bbpll_set_config()
338 dr3 = 0; in clk_ll_bbpll_set_config()
352 dr3 = 0; in clk_ll_bbpll_set_config()
361 dr3 = 0; in clk_ll_bbpll_set_config()
370 dr3 = 0; in clk_ll_bbpll_set_config()
384 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_config()
/hal_espressif-latest/components/hal/esp32c2/include/hal/
Dclk_tree_ll.h235 uint8_t dr3; in clk_ll_bbpll_set_config() local
246 dr3 = 4; in clk_ll_bbpll_set_config()
255 dr3 = 0; in clk_ll_bbpll_set_config()
265 dr3 = 0; in clk_ll_bbpll_set_config()
278 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_config()
/hal_espressif-latest/components/hal/esp32s2/include/hal/
Dclk_tree_ll.h395 uint8_t dr3; in clk_ll_bbpll_set_config() local
404 dr3 = 0; in clk_ll_bbpll_set_config()
413 dr3 = 0; in clk_ll_bbpll_set_config()
424 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_config()
/hal_espressif-latest/components/hal/esp32c6/include/hal/
Dclk_tree_ll.h306 uint8_t dr3; in clk_ll_bbpll_set_config() local
318 dr3 = 0; in clk_ll_bbpll_set_config()
330 REGI2C_WRITE_MASK(I2C_BBPLL, I2C_BBPLL_OC_DR3, dr3); in clk_ll_bbpll_set_config()