Home
last modified time | relevance | path

Searched refs:DR_REG_DS_BASE (Results 1 – 4 of 4) sorted by relevance

/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dds_reg.h17 #define DS_Y_MEM (DR_REG_DS_BASE + 0x0)
23 #define DS_M_MEM (DR_REG_DS_BASE + 0x200)
29 #define DS_RB_MEM (DR_REG_DS_BASE + 0x400)
35 #define DS_BOX_MEM (DR_REG_DS_BASE + 0x600)
41 #define DS_IV_MEM (DR_REG_DS_BASE + 0x630)
47 #define DS_X_MEM (DR_REG_DS_BASE + 0x800)
53 #define DS_Z_MEM (DR_REG_DS_BASE + 0xa00)
59 #define DS_SET_START_REG (DR_REG_DS_BASE + 0xe00)
71 #define DS_SET_CONTINUE_REG (DR_REG_DS_BASE + 0xe04)
83 #define DS_SET_FINISH_REG (DR_REG_DS_BASE + 0xe08)
[all …]
Dreg_base.h44 #define DR_REG_DS_BASE 0x6008C000 macro
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dds_reg.h17 #define DS_Y_MEM (DR_REG_DS_BASE + 0x0)
23 #define DS_M_MEM (DR_REG_DS_BASE + 0x200)
29 #define DS_RB_MEM (DR_REG_DS_BASE + 0x400)
35 #define DS_BOX_MEM (DR_REG_DS_BASE + 0x600)
41 #define DS_IV_MEM (DR_REG_DS_BASE + 0x630)
47 #define DS_X_MEM (DR_REG_DS_BASE + 0x800)
53 #define DS_Z_MEM (DR_REG_DS_BASE + 0xa00)
59 #define DS_SET_START_REG (DR_REG_DS_BASE + 0xe00)
71 #define DS_SET_CONTINUE_REG (DR_REG_DS_BASE + 0xe04)
83 #define DS_SET_FINISH_REG (DR_REG_DS_BASE + 0xe08)
[all …]
Dreg_base.h35 #define DR_REG_DS_BASE 0x6008C000 macro