Home
last modified time | relevance | path

Searched refs:RTC_CNTL_CK8M_WAIT_DEFAULT (Results 1 – 13 of 13) sorted by relevance

/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Drtc.h93 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
820 .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
Drtc_cntl_reg.h311 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Drtc.h106 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
843 .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Drtc.h103 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
853 .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Drtc.h118 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
836 .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
Drtc_cntl_reg.h323 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Drtc.h676 .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
Drtc_cntl_reg.h344 #define RTC_CNTL_CK8M_WAIT_DEFAULT 20 macro
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32c3/
Drtc_clk.c94 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in rtc_clk_8m_enable()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32s2/
Drtc_clk.c105 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in rtc_clk_8m_enable()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32s3/
Drtc_clk.c104 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in rtc_clk_8m_enable()
/hal_espressif-3.6.0/components/soc/src/esp32/
Drtc_clk.c222 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in rtc_clk_8m_enable()
/hal_espressif-3.6.0/components/esp_hw_support/port/esp32/
Drtc_clk.c257 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in rtc_clk_8m_enable()