Home
last modified time | relevance | path

Searched refs:REG_UART_BASE (Results 1 – 10 of 10) sorted by relevance

/hal_espressif-3.6.0/components/soc/esp32s2/include/soc/
Duart_reg.h22 #define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
30 #define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
152 #define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
274 #define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xC)
396 #define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
518 #define UART_CLKDIV_REG(i) (REG_UART_BASE(i) + 0x14)
532 #define UART_AUTOBAUD_REG(i) (REG_UART_BASE(i) + 0x18)
546 #define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1C)
596 #define UART_CONF0_REG(i) (REG_UART_BASE(i) + 0x20)
760 #define UART_CONF1_REG(i) (REG_UART_BASE(i) + 0x24)
[all …]
Dsoc.h96 #define REG_UART_BASE( i ) (DR_REG_UART_BASE + (i) * 0x10000 ) macro
/hal_espressif-3.6.0/components/soc/esp32/include/soc/
Duart_reg.h20 #define REG_UART_BASE( i ) (DR_REG_UART_BASE + (i) * 0x10000 + ( (i) > 1 ? 0xe000 : 0 ) ) macro
23 #define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
32 #define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
165 #define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
293 #define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xC)
409 #define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
525 #define UART_CLKDIV_REG(i) (REG_UART_BASE(i) + 0x14)
539 #define UART_AUTOBAUD_REG(i) (REG_UART_BASE(i) + 0x18)
554 #define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1C)
620 #define UART_CONF0_REG(i) (REG_UART_BASE(i) + 0x20)
[all …]
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Duart_reg.h22 #define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
30 #define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
172 #define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
307 #define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xC)
429 #define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
551 #define UART_CLKDIV_REG(i) (REG_UART_BASE(i) + 0x14)
565 #define UART_RX_FILT_REG(i) (REG_UART_BASE(i) + 0x18)
579 #define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1C)
629 #define UART_CONF0_REG(i) (REG_UART_BASE(i) + 0x20)
799 #define UART_CONF1_REG(i) (REG_UART_BASE(i) + 0x24)
[all …]
Dsoc.h72 #define REG_UART_BASE(i) (DR_REG_UART_BASE + (i) * 0x10000) macro
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Duart_reg.h22 #define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
30 #define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
172 #define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
307 #define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xC)
429 #define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
551 #define UART_CLKDIV_REG(i) (REG_UART_BASE(i) + 0x14)
565 #define UART_RX_FILT_REG(i) (REG_UART_BASE(i) + 0x18)
579 #define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1C)
629 #define UART_CONF0_REG(i) (REG_UART_BASE(i) + 0x20)
799 #define UART_CONF1_REG(i) (REG_UART_BASE(i) + 0x24)
[all …]
Dsoc.h100 #define REG_UART_BASE( i ) (DR_REG_UART_BASE + (i) * 0x10000 + ( (i) > 1 ? 0xe000 : 0 ) ) macro
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Duart_reg.h26 #define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
38 #define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
203 #define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
353 #define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xc)
498 #define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
643 #define UART_CLKDIV_REG(i) (REG_UART_BASE(i) + 0x14)
662 #define UART_RX_FILT_REG(i) (REG_UART_BASE(i) + 0x18)
681 #define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1c)
742 #define UART_CONF0_REG(i) (REG_UART_BASE(i) + 0x20)
942 #define UART_CONF1_REG(i) (REG_UART_BASE(i) + 0x24)
[all …]
Dsoc.h116 #define REG_UART_BASE( i ) (DR_REG_UART_BASE + (i) * 0x10000 + ( (i) > 1 ? 0xe000 : 0 ) ) macro
/hal_espressif-3.6.0/components/esp_hw_support/test/
Dtest_fastbus.c110 if ((REG_UART_BASE(0) >> 16) != 0x3ff4) {