Home
last modified time | relevance | path

Searched refs:REG_PIOA_IMR (Results 1 – 7 of 7) sorted by relevance

/hal_atmel-3.6.0/asf/sam/include/sam3x/instance/
Dpioa.h50 …#define REG_PIOA_IMR (0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register … macro
94 …#define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register … macro
/hal_atmel-3.6.0/asf/sam/include/sam4e/instance/
Dpioa.h50 #define REG_PIOA_IMR (0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register */ macro
111 #define REG_PIOA_IMR (*(RoReg*)0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register */ macro
/hal_atmel-3.6.0/asf/sam/include/samv71b/instance/
Dpioa.h52 #define REG_PIOA_IMR (0x400E0E48) /**< (PIOA) Interrupt Mask Register */ macro
111 #define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< (PIOA) Interrupt Mask Register … macro
/hal_atmel-3.6.0/asf/sam/include/same70b/instance/
Dpioa.h52 #define REG_PIOA_IMR (0x400E0E48) /**< (PIOA) Interrupt Mask Register */ macro
111 #define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< (PIOA) Interrupt Mask Register … macro
/hal_atmel-3.6.0/asf/sam/include/same70/instance/
Dpioa.h52 #define REG_PIOA_IMR (0x400E0E48) /**< (PIOA) Interrupt Mask Register */ macro
111 #define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< (PIOA) Interrupt Mask Register … macro
/hal_atmel-3.6.0/asf/sam/include/samv71/instance/
Dpioa.h52 #define REG_PIOA_IMR (0x400E0E48) /**< (PIOA) Interrupt Mask Register */ macro
112 #define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< (PIOA) Interrupt Mask Register … macro
/hal_atmel-3.6.0/asf/sam/include/sam4s/instance/
Dpioa.h50 …#define REG_PIOA_IMR (0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register… macro
110 …#define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register… macro