Home
last modified time | relevance | path

Searched refs:CoreDebug_DEMCR_VC_INTERR_Pos (Results 1 – 10 of 10) sorted by relevance

/cmsis-latest/CMSIS/Core/Include/
Dcore_cm3.h1322 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1323 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_sc300.h1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm4.h1492 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1493 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm7.h1719 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1720 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm35p.h1888 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1889 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm33.h1888 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1889 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_armv8mml.h1813 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1814 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_armv81mml.h2715 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
2716 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm85.h3116 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
3117 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm55.h3211 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
3212 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…