Home
last modified time | relevance | path

Searched refs:pll_source (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32f0_f3.c26 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
58 pll_source = LL_RCC_PLLSOURCE_HSE; in config_pll_sysclock()
60 pll_source = LL_RCC_PLLSOURCE_HSI; in config_pll_sysclock()
65 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul, pll_div); in config_pll_sysclock()
69 pll_source = LL_RCC_PLLSOURCE_HSE | pll_div; in config_pll_sysclock()
71 pll_source = LL_RCC_PLLSOURCE_HSI_DIV_2; in config_pll_sysclock()
76 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul); in config_pll_sysclock()
Dclock_stm32f1.c47 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
99 pll_source = LL_RCC_PLLSOURCE_HSI_DIV_2; in config_pll_sysclock()
101 pll_source = LL_RCC_PLLSOURCE_HSE | pll_div; in config_pll_sysclock()
104 pll_source = LL_RCC_PLLSOURCE_PLL2 | pll_div; in config_pll_sysclock()
110 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul); in config_pll_sysclock()