Home
last modified time | relevance | path

Searched refs:HSIOM_SEL_DS_2 (Results 1 – 20 of 20) sorted by relevance

/Zephyr-Core-3.5.0/dts/arm/infineon/psoc6/psoc6_01/
Dpsoc6_01.68-qfn-ble.dtsi31 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
37 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
63 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
69 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.80-wlcsp.dtsi34 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
40 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
75 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
81 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.104-m-csp-ble.dtsi34 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
40 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
78 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
84 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.104-m-csp-ble-usb.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
39 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
77 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
83 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.116-bga-usb.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
39 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
77 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
83 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.116-bga-ble.dtsi34 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
40 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
78 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
84 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.124-bga-sip.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
39 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
77 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
83 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.43-smt.dtsi32 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
49 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_01.124-bga.dtsi39 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
45 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
92 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
98 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
/Zephyr-Core-3.5.0/dts/arm/infineon/psoc6/psoc6_03/
Dpsoc6_03.100-tqfp.dtsi36 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
54 pinmux = <DT_CAT1_PINMUX(12, 0, HSIOM_SEL_DS_2)>;
74 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
92 pinmux = <DT_CAT1_PINMUX(12, 1, HSIOM_SEL_DS_2)>;
Dpsoc6_03.49-wlcsp.dtsi31 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
51 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_03.68-qfn.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
65 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
/Zephyr-Core-3.5.0/include/zephyr/dt-bindings/pinctrl/
Difx_cat1-pinctrl.h40 #define HSIOM_SEL_DS_2 (14) macro
/Zephyr-Core-3.5.0/dts/arm/infineon/psoc6/psoc6_02/
Dpsoc6_02.100-wlcsp.dtsi41 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
47 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
100 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
106 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_02.128-tqfp.dtsi45 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
51 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
110 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
116 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_02.68-qfn.dtsi39 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
77 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_02.124-bga.dtsi44 pinmux = <DT_CAT1_PINMUX(6, 0, HSIOM_SEL_DS_2)>;
50 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
109 pinmux = <DT_CAT1_PINMUX(6, 1, HSIOM_SEL_DS_2)>;
115 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
/Zephyr-Core-3.5.0/dts/arm/infineon/psoc6/psoc6_04/
Dpsoc6_04.64-tqfp-epad.dtsi34 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
63 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_04.68-qfn.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
62 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;
Dpsoc6_04.80-tqfp.dtsi33 pinmux = <DT_CAT1_PINMUX(6, 4, HSIOM_SEL_DS_2)>;
62 pinmux = <DT_CAT1_PINMUX(6, 5, HSIOM_SEL_DS_2)>;