Searched refs:vector (Results 226 – 250 of 294) sorted by relevance
12345678910>>...12
53 | NVIC | on-chip | nested vector interrupt controller |
46 section will have some info regarding vector tables and other debug related
94 | NVIC | on-chip | nested vector interrupt controller |
85 | NVIC | on-chip | nested vector interrupt controller |
99 | NVIC | on-chip | nested vector interrupt controller |
158 | NVIC | on-chip | nested vector interrupt controller |187 calls a handler directly from the vector table.
356 *(.ResetVector.literal) /* default is _start in zephyr, set it to reset vector as in sof */
28 - Additional vector instructions support for AI acceleration
21 - Additional vector instructions support for AI acceleration
78 | NVIC | on-chip | nested vector interrupt controller |
199 address 0x00000000 (RETRAM), the vector table should be loaded at this address
40 | NVIC | on-chip | nested vector interrupt controller |
81 | NVIC | on-chip | nested vector interrupt controller |
64 | NVIC | on-chip | nested vector interrupt controller |
95 | NVIC | on-chip | nested vector interrupt controller |
124 | NVIC | on-chip | nested vector interrupt controller |
57 | NVIC | on-chip | nested vector interrupt controller |
55 * x86: Changed IRQ controller to return -1 if cannot determine source vector.286 * ``ZEP-602`` - unhandled CPU exceptions/interrupts report wrong faulting vector if triggered by CPU
67 | NVIC | on-chip | nested vector interrupt controller |
100 | NVIC | on-chip | nested vector interrupt controller |
63 | NVIC | on-chip | nested vector interrupt controller |
196 the 0x00000000 (RETRAM) address, and the vector table should be loaded at this address.
