Searched refs:part (Results 51 – 75 of 329) sorted by relevance
12345678910>>...14
| /Zephyr-latest/samples/net/openthread/coprocessor/ |
| D | README.rst | 11 sample is only the MCU target part of a complete Thread Border Router.
68 The board support is not part of the Zephyr repositories, but the
|
| /Zephyr-latest/tests/bsim/bluetooth/ll/edtt/ |
| D | README.txt | 4 This is the embedded side of the BLE conformance tests which are part of the
22 for regression, either as part of a CI system, or in workstation during
|
| /Zephyr-latest/scripts/west_commands/ |
| D | README.txt | 21 Note that these tests are run as part of Zephyr's CI when submitting
|
| /Zephyr-latest/drivers/bbram/ |
| D | Kconfig | 23 # In STM32, BBRAM is a part of RTC. In this case init priority must be
|
| /Zephyr-latest/drivers/sensor/maxim/max30101/ |
| D | Kconfig | 105 measured LED current for each part can vary significantly due to the
119 measured LED current for each part can vary significantly due to the
133 actual measured LED current for each part can vary significantly due
|
| /Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/ |
| D | f4_i2s2_pll.overlay | 48 * Aim of this part is to provide a base working clock config
|
| D | g0_i2c1_hsi_lptim1_lse_adc1_pllp.overlay | 38 * Aim of this part is to provide a base working clock config
|
| D | g4_i2c1_hsi_adc1_pllp.overlay | 38 * Aim of this part is to provide a base working clock config
|
| D | g0_i2c1_sysclk_lptim1_lsi.overlay | 38 * Aim of this part is to provide a base working clock config
|
| D | wb_i2c1_hsi_lptim1_lse.overlay | 46 * Aim of this part is to provide a base working clock config
|
| D | wb_i2c1_sysclk_lptim1_lsi.overlay | 46 * Aim of this part is to provide a base working clock config
|
| D | l4_i2c1_hsi_lptim1_lse.overlay | 43 * Aim of this part is to provide a base working clock config
|
| D | l4_i2c1_sysclk_lptim1_lsi.overlay | 43 * Aim of this part is to provide a base working clock config
|
| D | wl_i2c1_sysclk_lptim1_lsi.overlay | 46 * Aim of this part is to provide a base working clock config
|
| D | wl_i2c1_hsi_lptim1_lse_adc1_pllp.overlay | 46 * Aim of this part is to provide a base working clock config
|
| /Zephyr-latest/doc/contribute/ |
| D | proposals_and_rfcs.rst | 22 - The removal of features that already shipped as part of Zephyr.
27 from contributors before it becomes a part of Zephyr. Quite often, even
|
| /Zephyr-latest/boards/shields/rtkmipilcdb00000be/doc/ |
| D | index.rst | 42 supplied as part of the kit.
|
| /Zephyr-latest/boards/silabs/ |
| D | index.rst | 21 cases, the digits of these sequences correspond to the numerical part of the kit
|
| /Zephyr-latest/tests/arch/arm/arm_tz_wrap_func/src/ |
| D | README.txt | 4 __TZ_WRAP_FUNC() is part of the nonsecure TrustZone API, but is itself
|
| /Zephyr-latest/samples/boards/nordic/ieee802154/802154_rpmsg/ |
| D | README.rst | 11 a part of `OpenAMP <https://github.com/OpenAMP/open-amp/>`__.
|
| /Zephyr-latest/doc/kernel/usermode/ |
| D | mpu_userspace.rst | 8 defined in the system. The privileged stacks are created as a part of the
|
| /Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32u5_devices/boards/ |
| D | core_init.overlay | 69 * Aim of this part is to provide a base working clock config
|
| /Zephyr-latest/arch/posix/ |
| D | Kconfig | 21 (In this architecture only part of the thread status is kept in the Zephyr
|
| /Zephyr-latest/scripts/footprint/ |
| D | size_report | 635 for part in path.parts:
637 cur = part
639 cur = str(Path(cur, part))
651 node = TreeNode(name=str(part), identifier=cur, size=size, parent=parent)
656 node = TreeNode(name=str(part), identifier=cur, size=size, parent=parent)
|
| /Zephyr-latest/subsys/dsp/ |
| D | Kconfig | 7 Include the DSP (Digital Signal Processing) subsystem as a part of the
|
12345678910>>...14
