Home
last modified time | relevance | path

Searched refs:mask (Results 451 – 475 of 837) sorted by relevance

1...<<11121314151617181920>>...34

/Zephyr-latest/boards/seeed/wio_terminal/
Draspberrypi_40pins_connector.dtsi10 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/boards/st/nucleo_g031k8/
Darduino_nano_r3_connector.dtsi10 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/boards/arduino/nano_33_iot/
Darduino_nano_r3_connector.dtsi10 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/boards/arduino/mkrzero/
Darduino_mkr_connector.dtsi10 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/boards/arduino/nano_33_ble/
Darduino_nano_r3_connector.dtsi10 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/boards/arduino/uno_r4/
Darduino_uno_r4_wifi.dts28 gpio-map-mask = <0xffffffff 0xffffffc0>;
Darduino_uno_r4_minima.dts28 gpio-map-mask = <0xffffffff 0xffffffc0>;
/Zephyr-latest/subsys/bluetooth/host/
Dbuf.c30 static void buf_rx_freed_notify(enum bt_buf_type mask) in buf_rx_freed_notify() argument
35 buf_rx_freed_cb(mask); in buf_rx_freed_notify()
/Zephyr-latest/drivers/sensor/st/vl53l1x/
Dvl53l1_platform.c143 uint8_t mask, uint32_t delay) in VL53L1_WaitValueMaskEx() argument
161 if ((byte_val & mask) == val) { in VL53L1_WaitValueMaskEx()
/Zephyr-latest/drivers/interrupt_controller/
DKconfig.plic62 hex "Default IRQ affinity mask"
66 Default mask for the driver when IRQ affinity is enabled.
DKconfig.multilevel27 The number of bits to use of the 32 bit interrupt mask for first
68 The number of bits to use of the 32 bit interrupt mask for second
122 The number of bits to use of the 32 bit interrupt mask for third
/Zephyr-latest/drivers/pwm/
Dpwm_sifive.c62 static inline void sys_set_mask(mem_addr_t addr, uint32_t mask, uint32_t value) in sys_set_mask() argument
66 temp &= ~(mask); in sys_set_mask()
/Zephyr-latest/include/zephyr/arch/arc/v2/
Darc_connect.h201 extern void z_arc_connect_debug_mask_set(uint32_t core_mask, uint32_t mask);
231 extern void z_arc_connect_idu_set_mask(uint32_t irq_num, uint32_t mask);
/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32u5_clock.h77 #define STM32_DOMAIN_CLOCK(val, mask, shift, reg) \ argument
80 (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) | \
/Zephyr-latest/drivers/flash/
Dflash_stm32f4x.c234 int flash_stm32_option_bytes_write(const struct device *dev, uint32_t mask, in flash_stm32_option_bytes_write() argument
244 if ((regs->OPTCR & mask) == value) { in flash_stm32_option_bytes_write()
253 regs->OPTCR = (regs->OPTCR & ~mask) | value; in flash_stm32_option_bytes_write()
/Zephyr-latest/drivers/gpio/
Dgpio_sam0.c118 gpio_port_pins_t mask, in gpio_sam0_port_set_masked_raw() argument
124 config->regs->OUT.reg = (out & ~mask) | (value & mask); in gpio_sam0_port_set_masked_raw()
Dgpio_sx1509b.c414 gpio_port_pins_t mask, in port_write() argument
433 uint16_t out = ((orig_out & ~mask) | (value & mask)) ^ toggle; in port_write()
441 LOG_DBG("write %04x msk %04x val %04x => %04x: %d", orig_out, mask, value, out, rc); in port_write()
447 gpio_port_pins_t mask, in port_set_masked() argument
450 return port_write(dev, mask, value, 0); in port_set_masked()
Dgpio_gd32.c239 gpio_port_pins_t mask, in gpio_gd32_port_set_masked_raw() argument
245 (GPIO_OCTL(config->reg) & ~mask) | (value & mask); in gpio_gd32_port_set_masked_raw()
Dgpio_imx.c129 gpio_port_pins_t mask, in imx_gpio_port_set_masked_raw() argument
137 (GPIO_ReadPortInput(base) & ~mask) | (value & mask)); in imx_gpio_port_set_masked_raw()
/Zephyr-latest/drivers/usb_c/tcpc/
Dtcpci.c251 int tcpci_update_reg8(const struct i2c_dt_spec *i2c, uint8_t reg, uint8_t mask, uint8_t value) in tcpci_update_reg8() argument
261 old_value &= ~mask; in tcpci_update_reg8()
262 old_value |= (value & mask); in tcpci_update_reg8()
/Zephyr-latest/arch/xtensa/core/
Dvector_handlers.c213 int mask; in get_bits() local
215 mask = BIT(num_bits) - 1; in get_bits()
217 return val & mask; in get_bits()
/Zephyr-latest/drivers/sensor/nxp/fxls8974/
Dfxls8974.c78 uint8_t mask, in fxls8974_reg_field_update_spi() argument
87 return fxls8974_byte_write_spi(dev, reg, (old_val & ~mask) | (val & mask)); in fxls8974_reg_field_update_spi()
129 uint8_t mask, in fxls8974_reg_field_update_i2c() argument
134 return i2c_reg_update_byte_dt(&cfg->bus_cfg.i2c, reg, mask, val); in fxls8974_reg_field_update_i2c()
/Zephyr-latest/soc/intel/intel_adsp/common/include/
Dcavs-idc.h109 uint32_t set, clear, mask, status; member
/Zephyr-latest/modules/canopennode/
DCO_driver_target.h71 uint16_t mask; member
/Zephyr-latest/tests/drivers/gpio/gpio_ite_it8xxx2_v2/boards/
Dnative_sim.overlay40 wuc-mask = <BIT(3) BIT(4) BIT(5) BIT(0)

1...<<11121314151617181920>>...34