Home
last modified time | relevance | path

Searched refs:mapped (Results 76 – 100 of 113) sorted by relevance

12345

/Zephyr-latest/doc/develop/optimizations/
Dtools.rst26 mapped files in the Hidden category.
/Zephyr-latest/subsys/net/ip/
Dnet_context.c2302 struct sockaddr_in mapped; in context_sendto() local
2324 mapped.sin_port = addr6->sin6_port; in context_sendto()
2325 mapped.sin_family = AF_INET; in context_sendto()
2326 net_ipaddr_copy(&mapped.sin_addr, in context_sendto()
2328 addr4 = &mapped; in context_sendto()
Dtcp.c3001 struct in6_addr mapped; in tcp_in() local
3005 &mapped); in tcp_in()
3007 &mapped); in tcp_in()
3012 net_sprint_ipv6_addr(&mapped)); in tcp_in()
/Zephyr-latest/arch/xtensa/
DKconfig223 This option specifies that the memory is mapped in two
/Zephyr-latest/boards/telink/tlsr9518adk80d/doc/
Dindex.rst90 Peripheral's pins on the SoC are mapped to the following GPIO pins in the
/Zephyr-latest/soc/espressif/esp32s3/
Ddefault_appcpu.ld48 /* Flash segments (rodata and text) should be mapped in the virtual address spaces.
727 /* Create an explicit section at the end of all the data that shall be mapped into drom.
Ddefault.ld56 /* Flash segments (rodata and text) should be mapped in the virtual address spaces.
977 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/dts/arm/microchip/
Dmec5.dtsi546 * Some devices are capable of having their registers mapped to
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/
Dxtensa-cavs-linker.ld27 /* DSP RAM regions (all of them) are mapped twice on the DSP. One
/Zephyr-latest/samples/subsys/mgmt/mcumgr/smp_svr/
DREADME.rst185 Currently MCUmgr supports, for direct upload, 4 target images, of which first two are mapped
/Zephyr-latest/soc/espressif/esp32c2/
Ddefault.ld45 /* Flash segments (rodata and text) should be mapped in the virtual address spaces.
777 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/doc/hardware/pinctrl/
Dindex.rst27 approach. ``PX0`` can be mapped to ``UART0_TX``, ``I2C0_SCK`` or ``SPI0_MOSI``
227 pin configuration parameters. For example, ``UART_RX`` is mapped to ``PX0`` and
/Zephyr-latest/soc/ite/ec/it8xxx2/
Dlinker.ld315 * size, but mapped regions can still be accessed as data so don't need to be
/Zephyr-latest/boards/snps/emsdp/doc/
Dindex.rst113 Note that since the controllers that are mapped to the MikroBUS are shared with the Arduino
/Zephyr-latest/soc/espressif/esp32c3/
Ddefault.ld45 /* Flash segments (rodata and text) should be mapped in the virtual address spaces.
875 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/arch/
DKconfig728 Select when the architecture supports memory mapped stacks.
843 that all RAM is mapped at boot, and not just the bounds of the Zephyr image.
844 If RAM starts at 0x0, the first page must remain un-mapped to catch NULL
/Zephyr-latest/soc/espressif/esp32c6/
Ddefault.ld39 /* Flash segments (rodata and text) should be mapped in the virtual address spaces.
893 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dace-link.ld27 /* DSP RAM regions (all of them) are mapped twice on the DSP. One
/Zephyr-latest/soc/espressif/esp32/
Ddefault.ld51 /* Flash segments (rodata and text) should be mapped in virtual address space by providing VMA.
923 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/soc/espressif/esp32s2/
Ddefault.ld56 /* Flash segments (rodata and text) should be mapped in virtual address space by providing VMA.
960 /* Create an explicit section at the end of all the data that shall be mapped into drom.
/Zephyr-latest/doc/develop/debug/
Dindex.rst277 This is optional. It provides the SoC's memory-mapped register
/Zephyr-latest/arch/x86/
DKconfig241 Selects the use of the memory-mapped PCI Express Extended
/Zephyr-latest/boards/nxp/imx93_evk/doc/
Dindex.rst355 Root cell wants to use the **UART** which let's say has its registers mapped in
/Zephyr-latest/doc/services/logging/
Dcs_stm.rst9 instrumentation embedded into software. This instrumentation is made up of memory-mapped writes to
/Zephyr-latest/subsys/shell/backends/
DKconfig.backends753 bool "Shell backend implemented over mapped memory window."

12345