Home
last modified time | relevance | path

Searched refs:level (Results 501 – 525 of 843) sorted by relevance

1...<<21222324252627282930>>...34

/Zephyr-4.1.0/subsys/mgmt/osdp/
DKconfig42 Set the logging level for the OSDP driver
/Zephyr-4.1.0/tests/subsys/ipc/ipc_sessions/interoperability/
DKconfig.icmsg_v19 Provide synchronization access to shared memory at a library level.
/Zephyr-4.1.0/samples/net/prometheus/
DREADME.rst64 us with an interactive configuration interface. Then we could navigate from the top-level
/Zephyr-4.1.0/boards/seagate/faze/doc/
Dindex.rst98 …controllers/general-purpose-mcus/lpc1100-cortex-m0-plus-m0/scalable-entry-level-32-bit-microcontro…
/Zephyr-4.1.0/subsys/net/l2/ppp/
DKconfig75 module-str = Log level for ppp L2 layer
/Zephyr-4.1.0/doc/build/dts/
Dzephyr-user-node.rst127 /* Set the pin to its active level */
/Zephyr-4.1.0/doc/kernel/services/other/
Dfatal.rst25 - Add ``-D__ASSERT_ON=<level>`` to the project's CFLAGS, either on the
31 Specifying an assertion level of 1 causes the compiler to issue warnings that
34 Specifying assertion level 2 suppresses these warnings.
/Zephyr-4.1.0/doc/kernel/usermode/
Doverview.rst113 - It is possible to make top-level declarations of user mode threads and
129 High-level Policy Details
132 Broadly speaking, we accomplish these thread-level memory protection goals
/Zephyr-4.1.0/doc/hardware/porting/
Dsoc_porting.rst13 A high level overview of the hardware support hierarchy and terms used in the
76 #. :file:`soc.yml`: a YAML file describing the high-level meta data of the
110 The SoC YAML file describes the SoC family, SoC series, and SoC at a high level.
Dshields.rst41 board level, it is advised, specifically for shields devicetree descriptions,
77 This should be done at two different level:
/Zephyr-4.1.0/subsys/tracing/ctf/tsdl/
Dmetadata613 uint32_t level;
623 uint32_t level;
636 uint32_t level;
/Zephyr-4.1.0/subsys/net/lib/dhcpv4/
DKconfig19 module-str = Log level for DHCPv4 client
109 module-str = Log level for DHCPv4 server
/Zephyr-4.1.0/subsys/shell/backends/
Dshell_uart.c538 uint32_t level = in enable_shell_uart() local
552 shell_init(&shell_uart, dev, cfg_flags, log_backend, level); in enable_shell_uart()
/Zephyr-4.1.0/modules/hostap/src/
Dsupp_main.c156 static void zephyr_hostap_ctrl_iface_msg_cb(void *ctx, int level, enum wpa_msg_type type,
1119 static void zephyr_hostap_ctrl_iface_msg_cb(void *ctx, int level, enum wpa_msg_type type, in zephyr_hostap_ctrl_iface_msg_cb() argument
1127 wpa_supplicant_msg_send(ctx, level, type, txt, len); in zephyr_hostap_ctrl_iface_msg_cb()
1129 hostapd_msg_send(ctx, level, type, txt, len); in zephyr_hostap_ctrl_iface_msg_cb()
/Zephyr-4.1.0/arch/xtensa/core/
DREADME_MMU.txt6 to introduce the architecture at an overview/tutorial level, and to
119 one of these to "pin" the top-level page table entry in place,
156 But that means that enabling page-level translation requires some
162 top-level "L1" page containing the mappings for the page table
205 page-level control over physical memory (e.g. .text/.rodata is cached
/Zephyr-4.1.0/subsys/net/lib/capture/
DKconfig99 module-str = Log level for network capture API
/Zephyr-4.1.0/modules/hal_infineon/mtb-hal-cat1/
DCMakeLists.txt75 # High level interface for interacting with CAT1 hardware
/Zephyr-4.1.0/boards/adafruit/feather_esp32s3/
Dadafruit_feather_esp32s3_procpu.dts115 filter-smooth-level = <ESP32_TOUCH_FILTER_SMOOTH_MODE_IIR_2>;
/Zephyr-4.1.0/doc/connectivity/networking/api/
Dcoap.rst86 - the plus symbol represents a single-level wild card in the path;
87 - the hash symbol represents the multi-level wild card in the path.
/Zephyr-4.1.0/doc/services/tfm/
Dbuild.rst53 See the top level CMakeLists.txt file in the tfm module for an overview of all
96 https://www.psacertified.org/security-certification/psa-certified-level-1/
/Zephyr-4.1.0/boards/adi/max78000fthr/doc/
Dindex.rst171 | 11 | P0_16 | GPIO or I2C1 SCL signal. An on-board level shifter allows selecting 1.8V or …
174 | 12 | P0_17 | GPIO or I2C1 SDA signal. An on-board level shifter allows selecting 1.8V or …
/Zephyr-4.1.0/arch/riscv/
DKconfig100 Enable low-level SOC-specific hardware stacking / unstacking
171 Enable low-level SOC-specific context management, for SOCs
232 For CLIC implementations with extended interrupt level, where
234 levels. This option handles interrupt level in ISR to ensure proper
/Zephyr-4.1.0/dts/arm/nxp/
Dnxp_kl25z.dtsi32 /* Dummy pinctrl node, filled with pin mux options at board level */
/Zephyr-4.1.0/samples/sensor/fdc2x1x/
DREADME.rst18 detection and gesture recognition to remote liquid level sensing. The sensor in
/Zephyr-4.1.0/scripts/tests/twister/
Dtest_scl.py117 assert logging.getLogger('pykwalify.core').level == log_level

1...<<21222324252627282930>>...34