Home
last modified time | relevance | path

Searched refs:base (Results 401 – 425 of 833) sorted by relevance

1...<<11121314151617181920>>...34

/Zephyr-latest/drivers/interrupt_controller/
Dintc_eirq_nxp_s32.c39 #define REG_READ(r) sys_read32(config->base + (r))
40 #define REG_WRITE(r, v) sys_write32((v), config->base + (r))
45 mem_addr_t base; member
235 .base = DT_INST_REG_ADDR(n), \
/Zephyr-latest/samples/bluetooth/pbp_public_broadcast_sink/src/
Dmain.c241 const struct bt_bap_base *base = bt_bap_base_get_base_from_ad(data); in pa_decode_base() local
246 if (base == NULL) { in pa_decode_base()
250 err = bt_bap_base_get_bis_indexes(base, &base_bis_index_bitfield); in pa_decode_base()
273 static void base_recv_cb(struct bt_bap_broadcast_sink *sink, const struct bt_bap_base *base, in base_recv_cb() argument
/Zephyr-latest/soc/snps/hsdk/
Dlinker.ld14 * SRAM base address and size
/Zephyr-latest/soc/snps/hsdk4xd/
Dlinker.ld14 * SRAM base address and size
/Zephyr-latest/boards/snps/nsim/arc_classic/support/
Dnsim_hs_flash_xip.props41 nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dnsim_hs_sram.props41 nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dmdb_hs.args44 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dmdb_hs6x.args51 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dmdb_hs_mpuv6.args44 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dmdb_hs5x.args51 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dnsim_hs.props48 nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dnsim_hs_mpuv6.props48 nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
/Zephyr-latest/drivers/dma/
Ddma_stm32_bdma.c289 BDMA_TypeDef *dma = (BDMA_TypeDef *)(config->base); in bdma_stm32_dump_channel_irq()
297 BDMA_TypeDef *dma = (BDMA_TypeDef *)(config->base); in bdma_stm32_clear_channel_irq()
307 BDMA_TypeDef *dma = (BDMA_TypeDef *)(config->base); in bdma_stm32_irq_handler()
487 BDMA_TypeDef *bdma = (BDMA_TypeDef *)dev_config->base; in bdma_stm32_configure()
682 BDMA_TypeDef *bdma = (BDMA_TypeDef *)(config->base); in bdma_stm32_reload()
728 BDMA_TypeDef *bdma = (BDMA_TypeDef *)(config->base); in bdma_stm32_start()
755 BDMA_TypeDef *bdma = (BDMA_TypeDef *)(config->base); in bdma_stm32_stop()
837 BDMA_TypeDef *bdma = (BDMA_TypeDef *)(config->base); in bdma_stm32_get_status()
875 .base = DT_INST_REG_ADDR(index), \
/Zephyr-latest/drivers/ethernet/eth_nxp_enet_qos/
Deth_nxp_enet_qos.c37 .base = (enet_qos_t *)DT_INST_REG_ADDR(n), \
/Zephyr-latest/modules/nrf_wifi/bus/
DCMakeLists.txt9 …L_ERROR "ZEPHYR_BASE environment variable is not set. Please set it to the Zephyr base directory.")
/Zephyr-latest/include/zephyr/arch/arm64/cortex_r/
Darm_mpu.h205 uint64_t base; member
225 .base = _base, \
/Zephyr-latest/kernel/
Dthread_monitor.c108 if (thread->base.cpu == cpu) { in k_thread_foreach_filter_by_cpu()
132 if (thread->base.cpu == cpu) { in k_thread_foreach_unlocked_filter_by_cpu()
/Zephyr-latest/drivers/ipm/
Dipm_mhu.h61 uint8_t *base; member
/Zephyr-latest/soc/nxp/rw/
Dflexspi_clock_setup.c60 void __ramfunc set_flexspi_clock(FLEXSPI_Type *base, uint32_t src, uint32_t divider) in set_flexspi_clock() argument
/Zephyr-latest/samples/drivers/mbox/
DKconfig11 needs to be aware of size or base address of secondary image
/Zephyr-latest/arch/arc/core/
Dirq_offload.c53 __ASSERT_NO_MSG((arch_current_thread()->base.thread_state & _THREAD_DEAD) == 0); in arch_irq_offload()
/Zephyr-latest/samples/bluetooth/bap_broadcast_assistant/src/
Dmain.c147 const struct bt_bap_base *base = bt_bap_base_get_base_from_ad(data); in base_store() local
152 if (base == NULL) { in base_store()
157 base_subgroup_count = bt_bap_base_get_subgroup_count(base); in base_store()
163 base_size = bt_bap_base_get_size(base); in base_store()
173 memcmp(base, received_base, (size_t)base_size) != 0) { in base_store()
174 (void)memcpy(received_base, base, base_size); in base_store()
/Zephyr-latest/tests/kernel/context/src/
Dmain.c138 if (arch_current_thread()->base.prio < 0) { in isr_handler()
646 zassert_false(arch_current_thread()->base.prio < 0, in ZTEST()
648 arch_current_thread()->base.prio); in ZTEST()
686 zassert_false((arch_current_thread()->base.prio >= 0), in _test_kernel_thread()
721 k_thread_priority_set(self_thread_id, self_thread_id->base.prio + 1); in thread_helper()
784 k_thread_priority_set(self_thread_id, self_thread_id->base.prio - 1); in k_yield_entry()
/Zephyr-latest/drivers/counter/
Dcounter_xlnx_axi_timer.c47 mm_reg_t base; member
63 return sys_read32(config->base + offset); in xlnx_axi_timer_read32()
72 sys_write32(value, config->base + offset); in xlnx_axi_timer_write32()
336 .base = DT_INST_REG_ADDR(n), \
/Zephyr-latest/tests/benchmarks/sched_queues/src/
Dmain.c265 tag, test_thread[i].base.prio); in main()
281 tag, test_thread[i].base.prio); in main()
304 tag, thread->base.prio); in main()
322 tag, thread->base.prio); in main()

1...<<11121314151617181920>>...34