Home
last modified time | relevance | path

Searched refs:aligned (Results 76 – 100 of 103) sorted by relevance

12345

/Zephyr-latest/doc/kernel/services/threads/
Dindex.rst184 sized and aligned such that a memory protection region may be programmed
188 require their regions to be of some power of two in size, and aligned to its
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dace-link.ld167 * page-aligned or it will throw an error, not sure why since all
/Zephyr-latest/boards/udoo/udoo_neo_full/doc/
Dindex.rst289 counter as its value aligned to 64 KB down, or it can be provided as a second
/Zephyr-latest/scripts/
Dspelling.txt95 algined||aligned
106 alligned||aligned
Dcheckpatch.pl6050 $line =~ /\b__attribute__\s*\(\s*\(.*aligned/) {
/Zephyr-latest/boards/qemu/x86/
Dqemu_x86_tiny.ld726 * For performance, BSS section is forced to be both 4 byte aligned and
/Zephyr-latest/arch/x86/
DKconfig191 This value normally need to be page-aligned.
/Zephyr-latest/doc/kernel/data_structures/
Dring_buffers.rst94 are in units of 32 bit words and all memory is assumed to be aligned
/Zephyr-latest/doc/services/ipc/ipc_service/backends/
Dipc_service_icbmsg.rst112 This area is divided into even-sized blocks aligned to cache boundaries.
/Zephyr-latest/doc/services/logging/
Dcs_stm.rst173 Frontend is writing to STMESP registers. Message format is aligned with the on chip decoder
/Zephyr-latest/doc/hardware/porting/
Darch.rst633 into the address space. The stack object will still need to be properly aligned
680 all memory regions be sized to a power of two, and aligned to their own size.
738 Thread stack objects must be sized and aligned to the same power of two,
/Zephyr-latest/doc/releases/
Dmigration-guide-3.6.rst498 be aligned with Mesh Protocol Specification v1.1, section 5.4. (:github:`64252`)
Drelease-notes-2.4.rst819 * LVGL Kconfig option names have been aligned with LVGL. All LVGL
823 * LVGL Kconfig constants have been aligned with upstream suggested defaults.
1735 * :github:`21554` - ldscript:datas section is not properly aligned in ROM
Drelease-notes-2.5.rst1472 * :github:`29631` - kernel: provide aligned variant of k_heap_alloc
1490 * :github:`29519` - kernel: provide aligned variants for allocators
Drelease-notes-3.6.rst664 * Modified FIFO size and its handling to be more aligned with real hardware.
Drelease-notes-2.2.rst170 aligned. Previous emulation of 8-bit write block size can be selected using
Drelease-notes-3.2.rst286 * :c:func:`semihost_exec` function is now aligned at 16-byte boundary.
2005 * :github:`49350` - RFC: Add arch aligned memory Kconfig option
Drelease-notes-4.0.rst1525 * Added definition of ``LV_ATTRIBUTE_MEM_ALIGN`` so library internal data structures can be aligned
Drelease-notes-1.14.rst171 * :github:`17251` - w25q: erase operations must be erase-size aligned
369 * :github:`17251` - w25q: erase operations must be erase-size aligned
Drelease-notes-2.3.rst1043 …4122` - [nrf_qspi_nor] LittleFS file system fails to mount if LFS rcache buffer is not word aligned
Drelease-notes-3.5.rst586 were removed as they were not aligned with the standard and some already
/Zephyr-latest/doc/hardware/arch/
Darm_cortex_m.rst101 is enabled, thread stacks need to be aligned with a larger value, reflected by :kconfig:option:`CON…
/Zephyr-latest/doc/security/
Dsecurity-overview.rst178 concrete and detailed guidelines need to be developed and aligned with
/Zephyr-latest/subsys/bluetooth/controller/
DKconfig.ll_sw_split622 When disabled, TX SDUs could be shifted from their stream aligned
/Zephyr-latest/cmake/modules/
Dextensions.cmake5042 # ENDALIGN <alignment>: Align the end so that next output section will start aligned.
5046 # execution address (LMA and VMA) to be aligned when given the ALIGN attribute.
5178 # execution address (LMA and VMA) to be aligned when given the ALIGN attribute.

12345