Home
last modified time | relevance | path

Searched full:phase (Results 1 – 25 of 121) sorted by relevance

12345

/Zephyr-Core-2.7.6/dts/bindings/can/
Dcan-fd-controller.yaml9 description: data phase bus speed in Baud/s
13 description: Resynchronization jump width for the data phase. (ISO11898-1:2015)
17 description: Time quantums of propagation segment for the data phase. (ISO11898-1:2015)
18 phase-seg1-data:
21 description: Time quantums of phase buffer 1 segment for the data phase. (ISO11898-1:2015)
22 phase-seg2-data:
25 description: Time quantums of phase buffer 2 segment for the data phase. (ISO11898-1:2015)
30 Sample point in permille for the data phase.
Dcan-controller.yaml28 phase-seg1:
31 description: Time quantums of phase buffer 1 segment (ISO 11898-1)
32 phase-seg2:
35 description: Time quantums of phase buffer 2 segment (ISO 11898-1)
/Zephyr-Core-2.7.6/tests/bluetooth/bsim_bt/bsim_test_mesh/src/
Dtest_beacon.c145 uint8_t phase; in test_tx_on_key_refresh() local
150 status = bt_mesh_subnet_kr_phase_get(BT_MESH_KEY_PRIMARY, &phase); in test_tx_on_key_refresh()
152 ASSERT_TRUE(phase == BT_MESH_KR_NORMAL); in test_tx_on_key_refresh()
159 status = bt_mesh_subnet_kr_phase_get(BT_MESH_KEY_PRIMARY, &phase); in test_tx_on_key_refresh()
161 ASSERT_TRUE(phase == BT_MESH_KR_PHASE_1); in test_tx_on_key_refresh()
165 phase = BT_MESH_KR_PHASE_2; in test_tx_on_key_refresh()
166 status = bt_mesh_subnet_kr_phase_set(BT_MESH_KEY_PRIMARY, &phase); in test_tx_on_key_refresh()
168 status = bt_mesh_subnet_kr_phase_get(BT_MESH_KEY_PRIMARY, &phase); in test_tx_on_key_refresh()
170 ASSERT_TRUE(phase == BT_MESH_KR_PHASE_2); in test_tx_on_key_refresh()
174 phase = BT_MESH_KR_PHASE_3; in test_tx_on_key_refresh()
[all …]
/Zephyr-Core-2.7.6/samples/drivers/clock_control_litex/
DREADME.rst10 … Mode Clock Manager (MMCM) module to generate up to 7 clocks with defined phase, frequency and dut…
34 …ts: ``clk0`` and ``clk1`` with default frequency set to 100MHz, 0 degrees phase offset and 50% dut…
47 | This code will try to set on ``clk0`` frequency 50MHz, 90 degrees of phase offset and 75% duty cy…
57 .phase = 90
66 Clock output status (frequency, duty and phase offset) can be acquired with function ``clock_contro…
77 * Phase range,
78 * Setting frequency, duty and phase at once, then check clock status and rate,
106 [00:00:00.320,000] <inf> CLK_CTRL_LITEX: CLKOUT0: set phase: 0 deg
109 [00:00:00.440,000] <inf> CLK_CTRL_LITEX: CLKOUT1: set phase: 0 deg
118 [00:00:00.550,000] <inf> CLK_CTRL_LITEX: CLKOUT0: set phase: 90 deg
[all …]
/Zephyr-Core-2.7.6/subsys/net/l2/ppp/
Dmisc.c19 const char *ppp_phase_str(enum ppp_phase phase) in ppp_phase_str() argument
22 switch (phase) { in ppp_phase_str()
37 ARG_UNUSED(phase); in ppp_phase_str()
62 NET_DBG("Invalid phase transition: %s (%d) => %s (%d)", in validate_phase_transition()
85 if (ctx->phase == new_phase) { in ppp_change_phase_debug()
93 NET_DBG("[%p] phase %s (%d) => %s (%d) (%s():%d)", in ppp_change_phase_debug()
94 ctx, ppp_phase_str(ctx->phase), ctx->phase, in ppp_change_phase_debug()
98 validate_phase_transition(ctx->phase, new_phase); in ppp_change_phase_debug()
100 ctx->phase = new_phase; in ppp_change_phase_debug()
102 if (ctx->phase == PPP_DEAD) { in ppp_change_phase_debug()
[all …]
/Zephyr-Core-2.7.6/subsys/bluetooth/mesh/
Dmesh.h12 BT_MESH_KEY_UPDATED, /* KR phase 1, second key added */
13 BT_MESH_KEY_SWAPPED, /* KR phase 2, now sending on second key */
14 BT_MESH_KEY_REVOKED, /* KR phase 3, old key removed */
Dsubnet.c199 BT_DBG("Phase 0x%02x -> 0x%02x", sub->kr_phase, new_phase); in key_refresh()
240 * Can skip phase 2 if we get KR=0 on new key. in bt_mesh_kr_update()
399 * the same in Phase 1. The NetKey Update message shall generate an in bt_mesh_subnet_update()
400 * error when the node is in Phase 2, or Phase 3. in bt_mesh_subnet_update()
462 uint8_t bt_mesh_subnet_kr_phase_set(uint16_t net_idx, uint8_t *phase) in bt_mesh_subnet_kr_phase_set() argument
466 BIT(BT_MESH_KR_PHASE_3), /* Normal phase: KR is started by key update */ in bt_mesh_subnet_kr_phase_set()
467 BIT(BT_MESH_KR_PHASE_2) | BIT(BT_MESH_KR_PHASE_3), /* Phase 1 */ in bt_mesh_subnet_kr_phase_set()
468 BIT(BT_MESH_KR_PHASE_3), /* Phase 2 */ in bt_mesh_subnet_kr_phase_set()
469 /* Subnet is never in Phase 3 */ in bt_mesh_subnet_kr_phase_set()
477 *phase = 0x00; in bt_mesh_subnet_kr_phase_set()
[all …]
/Zephyr-Core-2.7.6/include/bluetooth/mesh/
Dcfg.h38 /* Key Refresh Phase */
236 * receiving messages using both) until the Subnet enters Key Refresh phase 2.
276 /** @brief Set the Subnet's Key Refresh phase.
279 * @ref bt_mesh_subnet_update. This puts the Subnet in Key Refresh Phase 1.
280 * Once all nodes have received the new Subnet key, Key Refresh Phase 2 can be
282 * key. Finally, to revoke the old key, set the Key Refresh Phase to 3. This
287 * @param phase Pointer to the new Key Refresh phase. Will return the actual
288 * Key Refresh phase after updating.
290 * @retval STATUS_SUCCESS The Key Refresh phase of the Subnet was successfully
293 * @retval STATUS_CANNOT_UPDATE The given phase change is invalid.
[all …]
/Zephyr-Core-2.7.6/include/drivers/clock_control/
Dclock_control_litex.h33 * @param phase Phase offset in degrees
40 uint16_t phase; member
/Zephyr-Core-2.7.6/samples/drivers/clock_control_litex/src/
Dmain.c33 /* Values for phase test */
75 printf("CLKOUT%d: get_status: rate:%d phase:%d duty:%d\n", in litex_clk_test_getters()
76 i, setup.rate, setup.phase, setup.duty); in litex_clk_test_getters()
90 .phase = LITEX_TEST_SINGLE_PHASE_VAL in litex_clk_test_single()
96 .phase = LITEX_TEST_SINGLE_PHASE_VAL2, in litex_clk_test_single()
120 .phase = LITEX_TEST_FREQUENCY_PHASE_VAL in litex_clk_test_freq()
179 .phase = 0 in litex_clk_test_phase()
191 printf("Phase test\n"); in litex_clk_test_phase()
200 setup2.phase = i; in litex_clk_test_phase()
217 .phase = LITEX_TEST_DUTY_PHASE_VAL, in litex_clk_test_duty()
[all …]
/Zephyr-Core-2.7.6/samples/drivers/espi/
Dsample.yaml38 - "espi: 1st phase completed"
39 - "espi: 2nd phase completed"
41 - "espi: 3rd phase completed"
DREADME.rst46 1st phase completed
47 2nd phase completed
48 3rd phase completed
/Zephyr-Core-2.7.6/drivers/clock_control/
Dclock_control_litex.c440 lcko->def.duty.den, lcko->def.phase); in litex_clk_print_params()
442 LOG_DBG("div: %u freq: %u duty: %u/%u phase: %d per_off: %u", in litex_clk_print_params()
445 lcko->ts_config.phase, lcko->config.period_off); in litex_clk_print_params()
447 LOG_DBG("div: %u freq: %u duty: %u/%u phase: %d per_off: %u", in litex_clk_print_params()
450 lcko->config.phase, lcko->config.period_off); in litex_clk_print_params()
459 LOG_DBG("Phase group:"); in litex_clk_print_params()
461 lcko->phase.delay_time, lcko->phase.phase_mux, lcko->phase.mx); in litex_clk_print_params()
1014 * Phase
1017 /* Calculate necessary values for setting phase in normal mode */
1032 if (lcko->ts_config.phase != 0) { in litex_clk_calc_phase_normal()
[all …]
Dclock_control_litex.h79 lcko->def.phase = CLKOUT_PHASE(N); \
181 int phase; member
199 /* Phase configuration bits group */
217 int phase; member
267 struct litex_clk_phase_params phase; member
/Zephyr-Core-2.7.6/doc/guides/build/
Dindex.rst57 phase (driven by CMake) and a build phase (driven by Make or Ninja).
61 Configuration Phase
64 The configuration phase begins when the user invokes *CMake*,
67 .. figure:: build-config-phase.svg
69 :alt: Zephyr's build configuration phase
135 Build Phase
138 The build phase begins when the user invokes ``make`` or ``ninja``. Its
141 :file:`zephyr.hex`, etc.) The build phase can be broken down, conceptually,
149 this phase header files used by the source files are generated.
162 .. figure:: build-build-phase-1.svg
[all …]
/Zephyr-Core-2.7.6/include/net/
Dgptp.h200 * @brief Define callback that is called after a phase discontinuity has been
218 * @brief Phase discontinuity callback structure.
220 * Stores the phase discontinuity callback information. Caller must make sure
229 /** Phase discontinuity callback. */
245 /** Phase change on the last Time Base Indicator Change. */
248 /** Time Base - changed only if Phase or Frequency changes. */
253 * @brief Register a phase discontinuity callback.
262 * @brief Unregister a phase discontinuity callback.
269 * @brief Call a phase discontinuity callback function.
/Zephyr-Core-2.7.6/boards/shields/dfrobot_can_bus_v2_0/
Ddfrobot_can_bus_v2_0.overlay22 phase-seg1 = <7>;
23 phase-seg2 = <6>;
/Zephyr-Core-2.7.6/dts/bindings/dsa/
Dmicrochip_dsa.yaml21 Set to indicate phase starts with asserted half-phase (CPHA=1).
/Zephyr-Core-2.7.6/dts/bindings/clock/
Dlitex,clkout.yaml34 litex,clock-phase:
38 default phase offset given in degrees
/Zephyr-Core-2.7.6/dts/arm/st/f1/
Dstm32f105.dtsi47 phase-seg1 = <5>;
48 phase-seg2 = <6>;
64 phase-seg1 = <5>;
65 phase-seg2 = <6>;
/Zephyr-Core-2.7.6/dts/arm/st/f4/
Dstm32f446.dtsi66 phase-seg1 = <5>;
67 phase-seg2 = <6>;
84 phase-seg1 = <5>;
85 phase-seg2 = <6>;
/Zephyr-Core-2.7.6/samples/boards/intel_s1000_crb/i2s/src/
Di2s_sample.c74 static float phase; in audio_playback_buffer_fill() local
79 /* get sine(phase) and scale it */ in audio_playback_buffer_fill()
80 sample = (int32_t)(SIGNAL_AMPLITUDE_SCALE * sinf(phase)); in audio_playback_buffer_fill()
81 /* update phase for next sample */ in audio_playback_buffer_fill()
82 phase = fmodf(phase + phase_delta, FLOAT_VALUE_OF_2PI); in audio_playback_buffer_fill()
/Zephyr-Core-2.7.6/subsys/testsuite/ztest/src/
Dztest.c30 } phase = TEST_PHASE_FRAMEWORK; variable
203 phase = TEST_PHASE_SETUP; in run_test_functions()
205 phase = TEST_PHASE_TEST; in run_test_functions()
247 switch (phase) { in handle_signal()
251 PRINT(" at %s function\n", phase_str[phase]); in handle_signal()
376 phase = TEST_PHASE_TEARDOWN; in run_test()
378 phase = TEST_PHASE_FRAMEWORK; in run_test()
/Zephyr-Core-2.7.6/boards/arm/nucleo_f303re/
Dnucleo_f303re.dts88 phase-seg1 = <6>;
89 phase-seg2 = <5>;
/Zephyr-Core-2.7.6/drivers/wifi/eswifi/
Deswifi_bus_spi.c110 * 1. Module raises data-ready when ready for **command phase** in eswifi_spi_request()
115 * 6. Module raises data-ready to signal start of the **data phase** in eswifi_spi_request()
118 * 9. Module lowers data-ready to signal the end of the data Phase in eswifi_spi_request()
132 /* CMD/DATA READY signals the Command Phase */ in eswifi_spi_request()
151 /* CMD/DATA READY signals the Data Phase */ in eswifi_spi_request()

12345