Home
last modified time | relevance | path

Searched +full:max +full:- +full:erase +full:- +full:time (Results 1 – 25 of 70) sorted by relevance

123

/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32l23x/
Dgd32l233rc.dtsi4 * SPDX-License-Identifier: Apache-2.0
13 compatible = "mmio-sram";
19 compatible = "mmio-sram";
24 compatible = "gd,gd32-usart";
36 /* GD32L23X DataSheet not defined the maximum page erase time
39 * 300ms max time.
40 * Assume GD32L23X use the worst implementation, set the max erase
41 * time to 4 times of 1KB page.
43 max-erase-time-ms = <1200>;
44 page-size = <DT_SIZE_K(4)>;
/Zephyr-Core-3.5.0/dts/bindings/mtd/
Dst,stm32-nv-flash.yaml4 "st,stm32-flash-controller" binding.
6 include: soc-nv-flash.yaml
8 compatible: st,stm32-nv-flash
11 max-erase-time:
13 description: max erase time(millisecond) of a flash sector or page or half-page
Dgd,gd32-nv-flash-v3.yaml2 # SPDX-License-Identifier: Apache-2.0
8 - GD32F4xx
10 include: soc-nv-flash.yaml
12 compatible: gd,gd32-nv-flash-v3
15 max-erase-time-ms:
18 description: max erase time(millisecond) of a flash sector
Dgd,gd32-nv-flash-v1.yaml2 # SPDX-License-Identifier: Apache-2.0
8 - GD32C10x
9 - GD32C11x
10 - GD32E10x
11 - GD32E11x
12 - GD32E50x
13 - GD32F3x0
14 - GD32F1x0
15 - GD32E23x
16 - GD32VF103
[all …]
Dgd,gd32-nv-flash-v2.yaml2 # SPDX-License-Identifier: Apache-2.0
8 - GD32F10x
9 - GD32F20x
10 - GD32F30x
11 - GD32F403
13 include: soc-nv-flash.yaml
15 compatible: gd,gd32-nv-flash-v2
18 max-erase-time-ms:
21 description: Max erase time(millisecond) of a flash page
23 bank0-page-size:
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/h7/
Dstm32h745.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/display/panel.h>
12 compatible = "st,stm32h745", "st,stm32h7", "simple-bus";
14 flash-controller@52002000 {
16 compatible = "st,stm32-nv-flash", "soc-nv-flash";
17 write-block-size = <32>;
18 erase-block-size = <DT_SIZE_K(128)>;
19 /* maximum erase time for a 128K sector */
20 max-erase-time = <4000>;
23 compatible = "st,stm32-nv-flash", "soc-nv-flash";
[all …]
Dstm32h743.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/display/panel.h>
12 compatible = "st,stm32h743", "st,stm32h7", "simple-bus";
14 flash-controller@52002000 {
16 compatible = "st,stm32-nv-flash", "soc-nv-flash";
17 write-block-size = <32>;
18 erase-block-size = <DT_SIZE_K(128)>;
19 /* maximum erase time for a 128K sector */
20 max-erase-time = <4000>;
25 dma-requests= <107>;
[all …]
Dstm32h750.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/display/panel.h>
12 compatible = "st,stm32h750", "st,stm32h7", "simple-bus";
14 flash-controller@52002000 {
16 compatible = "st,stm32-nv-flash", "soc-nv-flash";
17 write-block-size = <32>;
18 erase-block-size = <DT_SIZE_K(128)>;
19 /* maximum erase time for a 128K sector */
20 max-erase-time = <4000>;
25 dma-requests= <107>;
[all …]
Dstm32h7a3.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <zephyr/dt-bindings/display/panel.h>
9 #include <zephyr/dt-bindings/flash_controller/ospi.h>
11 /delete-node/ &adc3;
15 compatible = "st,stm32h7a3", "st,stm32h7", "simple-bus";
17 flash-controller@52002000 {
19 compatible = "st,stm32-nv-flash", "soc-nv-flash";
20 write-block-size = <16>;
21 erase-block-size = <DT_SIZE_K(8)>;
22 /* maximum erase time for a 8K sector */
[all …]
Dstm32h723.dtsi5 * SPDX-License-Identifier: Apache-2.0
10 #include <zephyr/dt-bindings/display/panel.h>
11 #include <zephyr/dt-bindings/flash_controller/ospi.h>
15 compatible = "st,stm32h723", "st,stm32h7", "simple-bus";
17 flash-controller@52002000 {
19 compatible = "st,stm32-nv-flash", "soc-nv-flash";
20 write-block-size = <32>;
21 erase-block-size = <DT_SIZE_K(128)>;
22 /* maximum erase time for a 128K sector */
23 max-erase-time = <4000>;
[all …]
/Zephyr-Core-3.5.0/boards/arm/mimxrt1060_evk/
Dmimxrt1060_evk_hyperflash.dts4 * SPDX-License-Identifier: Apache-2.0
9 /delete-node/ &is25wp064;
13 zephyr,flash-controller = &s26ks512s0;
15 zephyr,code-partition = &slot0_partition;
21 ahb-prefetch;
22 ahb-read-addr-opt;
23 ahb-bufferable;
24 ahb-cacheable;
25 sck-differential-clock;
26 combination-mode;
[all …]
/Zephyr-Core-3.5.0/drivers/flash/
Dsoc_flash_numaker.c2 * SPDX-License-Identifier: Apache-2.0
37 uint32_t aprom_size = (FMC_APROM_END - FMC_APROM_BASE); in flash_numaker_is_range_valid()
44 /* check for max value */ in flash_numaker_is_range_valid()
45 if (offset >= aprom_size || len > aprom_size || (aprom_size - offset) < len) { in flash_numaker_is_range_valid()
53 * Erase a flash memory area.
59 * return -EINVAL erroneous code
64 struct flash_numaker_data *dev_data = dev->data; in flash_numaker_erase()
68 uint32_t addr = dev_data->flash_block_base + offset; in flash_numaker_erase()
77 return -EINVAL; in flash_numaker_erase()
80 /* check alignment and erase only by pages */ in flash_numaker_erase()
[all …]
Dsoc_flash_nrf.c2 * Copyright (c) 2017-2023 Nordic Semiconductor ASA
6 * SPDX-License-Identifier: Apache-2.0
43 #define FLASH_SLOT_ERASE (MAX(CONFIG_SOC_FLASH_NRF_PARTIAL_ERASE_MS * 1000, \
90 static int erase(uint32_t addr, uint32_t size);
102 (len <= (boundary_start + boundary_size - addr))); in is_within_bounds()
155 return -EINVAL; in flash_nrf_read()
184 return -EINVAL; in flash_nrf_write()
189 LOG_ERR("not word-aligned: 0x%08lx:%zu", in flash_nrf_write()
191 return -EINVAL; in flash_nrf_write()
222 /* Erase can only be done per page */ in flash_nrf_erase()
[all …]
Dflash_stm32h7x.c4 * SPDX-License-Identifier: Apache-2.0
28 /* Let's wait for double the max erase time to be sure that the operation is
43 /* When flash is dual bank and flash size is smaller than Max flash size of
64 k_sem_take(&FLASH_STM32_PRIV(dev)->sem, K_FOREVER); in _flash_stm32_sem_take()
71 k_sem_give(&FLASH_STM32_PRIV(dev)->sem); in _flash_stm32_sem_give()
74 #define flash_stm32_sem_init(dev) k_sem_init(&FLASH_STM32_PRIV(dev)->sem, 1, 1)
91 * start before bank2 and end beyond bank1 at the same time. in flash_stm32_valid_range()
129 sr = regs->SR1; in flash_stm32_check_status()
131 uint32_t word = regs->ECC_FA1 & FLASH_ECC_FA_FAIL_ECC_ADDR; in flash_stm32_check_status()
137 regs->CCR1 = FLASH_FLAG_ALL_BANK1; in flash_stm32_check_status()
[all …]
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32e50x/
Dgd32e50x.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/pwm/pwm.h>
12 #include <zephyr/dt-bindings/clock/gd32e50x-clocks.h>
13 #include <zephyr/dt-bindings/reset/gd32e50x.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
21 compatible = "arm,cortex-m33";
[all …]
/Zephyr-Core-3.5.0/boards/arm/mimxrt1062_fmurt6/
Dmimxrt1062_fmurt6.dts2 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
10 #include "mimxrt1062_fmurt6-pinctrl.dtsi"
11 #include <zephyr/dt-bindings/pwm/pwm.h>
25 telem4-gps2 = &lpuart5;
29 zephyr,flash-controller = &s26ks512s0;
31 zephyr,code-partition = &slot0_partition;
36 zephyr,shell-uart = &lpuart7;
41 compatible = "gpio-leds";
42 green_led: led-1 {
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/f0/
Dstm32f0.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv6-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32f0_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/dma/stm32_dma.h>
15 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
16 #include <zephyr/dt-bindings/reset/stm32f0_1_3_reset.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/c0/
Dstm32c0.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv6-m.dtsi>
8 #include <zephyr/dt-bindings/adc/adc.h>
9 #include <zephyr/dt-bindings/clock/stm32c0_clock.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/i2c/i2c.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
14 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
15 #include <zephyr/dt-bindings/reset/stm32c0_reset.h>
[all …]
/Zephyr-Core-3.5.0/samples/modules/canopennode/objdict/
Dobjdict.xml1 <?xml version="1.0" encoding="utf-8"?>
2 <device xmlns:xsd="http://www.w3.org/2001/XMLSchema" xmlns:xsi="http://www.w3.org/2001/XMLSchema-in…
5 <description>bit 0-15: Device profile number
6 bit 16-31: Additional information</description>
19 <description>bit 0-31: Not used by stack (available for user)</description>
21 …<CANopenObject index="1003" name="Pre-defined error field" objectType="ARRAY" memoryType="RAM" dat…
23 bit 0-7: Zero can be written to erase error history
26 bit 0-15: Error code as transmitted in the Emergency object
27 bit 16-31: Manufacturer specific additional information</description>
57 …<CANopenObject index="1005" name="COB-ID SYNC message" objectType="VAR" memoryType="ROM" dataType=…
[all …]
/Zephyr-Core-3.5.0/subsys/bluetooth/mesh/
DKconfig4 # SPDX-License-Identifier: Apache-2.0
149 thus reducing the scanning time on the Low Power node.
177 bool "PB-ADV support"
207 bool "PB-GATT Server support"
222 the PB-GATT is enabled.
225 bool "PB-GATT Client support"
330 Setting this value to a very large number can impact the processing time
345 device boots up for the first time or unprovisioned. Can be changed
374 latency on the Relay Node, but at the same time increases the amount
394 Maximum number of simultaneous outgoing multi-segment and/or
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/l0/
Dstm32l0.dtsi5 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv6-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32l0_clock.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/gpio/gpio.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
16 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/g0/
Dstm32g0.dtsi6 * Copyright (c) 2021 G-Technologies Sdn. Bhd.
8 * SPDX-License-Identifier: Apache-2.0
11 #include <arm/armv6-m.dtsi>
12 #include <zephyr/dt-bindings/clock/stm32g0_clock.h>
13 #include <zephyr/dt-bindings/gpio/gpio.h>
14 #include <zephyr/dt-bindings/i2c/i2c.h>
15 #include <zephyr/dt-bindings/pwm/pwm.h>
16 #include <zephyr/dt-bindings/dma/stm32_dma.h>
17 #include <zephyr/dt-bindings/adc/adc.h>
18 #include <zephyr/dt-bindings/adc/stm32l4_adc.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/gigadevice/gd32f3x0/
Dgd32f3x0.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv7-m.dtsi>
9 #include <zephyr/dt-bindings/adc/adc.h>
10 #include <zephyr/dt-bindings/gpio/gpio.h>
11 #include <zephyr/dt-bindings/adc/gd32f3x0.h>
12 #include <zephyr/dt-bindings/clock/gd32f3x0-clocks.h>
13 #include <zephyr/dt-bindings/reset/gd32f3x0.h>
17 #address-cells = <1>;
18 #size-cells = <0>;
21 clock-frequency = <DT_FREQ_M(108)>;
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/wl/
Dstm32wl.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-m.dtsi>
8 #include <zephyr/dt-bindings/clock/stm32wl_clock.h>
9 #include <zephyr/dt-bindings/gpio/gpio.h>
10 #include <zephyr/dt-bindings/i2c/i2c.h>
11 #include <zephyr/dt-bindings/lora/sx126x.h>
12 #include <zephyr/dt-bindings/pwm/pwm.h>
13 #include <zephyr/dt-bindings/adc/adc.h>
14 #include <zephyr/dt-bindings/pwm/stm32_pwm.h>
15 #include <zephyr/dt-bindings/dma/stm32_dma.h>
[all …]
/Zephyr-Core-3.5.0/dts/arm/st/wba/
Dstm32wba.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-m.dtsi>
9 #include <zephyr/dt-bindings/clock/stm32wba_clock.h>
10 #include <zephyr/dt-bindings/reset/stm32wba_reset.h>
11 #include <zephyr/dt-bindings/adc/stm32u5_adc.h>
12 #include <zephyr/dt-bindings/gpio/gpio.h>
13 #include <zephyr/dt-bindings/i2c/i2c.h>
14 #include <zephyr/dt-bindings/pwm/pwm.h>
15 #include <zephyr/dt-bindings/adc/adc.h>
22 zephyr,flash-controller = &flash;
[all …]

123