Home
last modified time | relevance | path

Searched +full:divider +full:- +full:frac +full:- +full:5 (Results 1 – 3 of 3) sorted by relevance

/Zephyr-latest/dts/bindings/pwm/
Draspberrypi,pico-pwm.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "raspberrypi,pico-pwm"
8 include: [pwm-controller.yaml, pinctrl-device.yaml, reset-device.yaml, base.yaml]
17 divider-int-0:
20 The integral part of the divider for pwm slice 0.
22 as the integer part of the divider.
26 divider-frac-0:
29 The fractional part of the divider for pwm slice 0.
30 This number should be in the range 0 - 15.
31 When the "divider-int-0" is set to 0 or is not defined, this property will be
[all …]
/Zephyr-latest/drivers/clock_control/
Dclock_control_litex.c4 * SPDX-License-Identifier: Apache-2.0
47 if (i == 5) { in litex_clk_regs_addr_init()
52 m.clkout[5].reg1 = CLKOUT5_REG1; in litex_clk_regs_addr_init()
53 m.clkout[5].reg2 = CLKOUT5_REG2; in litex_clk_regs_addr_init()
66 …* https://github.com/Digilent/Zybo-hdmi-out/blob/b991fff6e964420ae3c00c3dbee52f2ad748b3ba/sdk/disp…
213 return litex_clk_filter_table[glob_mul - 1]; in litex_clk_lookup_filter()
219 return litex_clk_lock_table[glob_mul - 1]; in litex_clk_lookup_lock()
234 int assert = (1 << (drp[reg].size * BITS_PER_BYTE)) - 1; in litex_clk_assert_reg()
251 timeout = ldev->timeout.lock; in litex_clk_wait()
253 timeout = ldev->timeout.drdy; in litex_clk_wait()
[all …]
Dclock_control_litex.h4 * SPDX-License-Identifier: Apache-2.0
29 #define DRP_ADR 5
64 lcko = &ldev->clkouts[N]; \
65 lcko->id = CLKOUT_ID(N); \
67 lcko->clkout_div = clkout_div; \
68 lcko->def.freq = CLKOUT_FREQ(N); \
69 lcko->def.phase = CLKOUT_PHASE(N); \
70 lcko->def.duty.num = CLKOUT_DUTY_NUM(N); \
71 lcko->def.duty.den = CLKOUT_DUTY_DEN(N); \
72 lcko->margin.m = CLKOUT_MARGIN(N); \
[all …]