Home
last modified time | relevance | path

Searched full:delay (Results 1 – 25 of 592) sorted by relevance

12345678910>>...24

/Zephyr-Core-3.6.0/dts/bindings/spi/
Dnxp,lpc-spi.yaml11 pre-delay:
14 Delay in nanoseconds inserted between chip select assert to the first
15 clock edge. If not set, no additional delay is inserted.
17 post-delay:
20 Delay in nanoseconds inserted between the last clock edge to the chip
21 select deassert. If not set, no additional delay is inserted.
23 frame-delay:
26 Delay in nanoseconds inserted between data frames when chip select is
27 asserted and the EOF flag is set. If not set, no additional delay is
30 transfer-delay:
[all …]
Dnxp,s32-spi.yaml37 spi-sck-cs-delay:
40 A delay in nanoseconds between the stop of clock signal and
42 asserted between transfer, this delay will be inserted between transfer.
43 If not set, the minimum supported delay is used.
47 spi-cs-sck-delay:
50 A delay in nanoseconds between activating Chip Select and the start
52 between transfer, this delay will be inserted between transfer.
53 If not set, the minimum supported delay is used.
57 spi-cs-cs-delay:
60 A delay in nanoseconds between deactivating Chip Select at the stop
[all …]
Dnxp,imx-lpspi.yaml20 pcs-sck-delay:
23 Delay in nanoseconds from the chip select assert to the first clock
24 edge. If not set, the minimum supported delay is used.
26 sck-pcs-delay:
29 Delay in nanoseconds from the last clock edge to the chip select
30 deassert. If not set, the minimum supported delay is used.
32 transfer-delay:
35 Delay in nanoseconds from the chip select deassert to the next chip
36 select assert. If not set, the minimum supported delay is used.
Dnxp,kinetis-dspi.yaml20 pcs-sck-delay:
23 Delay in nanoseconds from the chip select assert to the first clock
24 edge. If not set, the minimum supported delay is used.
26 sck-pcs-delay:
29 Delay in nanoseconds from the last clock edge to the chip select
30 deassert. If not set, the minimum supported delay is used.
32 transfer-delay:
35 Delay in nanoseconds from the chip select deassert to the next chip
36 select assert. If not set, the minimum supported delay is used.
Dnordic,nrf-spim.yaml18 rx-delay-supported:
24 rx-delay:
36 Number of 64 MHz clock cycles (15.625 ns) delay from the sampling edge
39 not have any effect if the rx-delay-supported property is not set.
Dmicrochip,xec-qmspi.yaml48 description: Delay in system clocks from CS# assertion to first clock edge
53 description: Delay in system clocks from last clock edge to CS# de-assertion
58 description: Delay in system clocks from CS# de-assertion to driving HOLD# and WP#
63 description: Delay in system clocks from CS# de-assertion to CS# assertion
/Zephyr-Core-3.6.0/tests/unit/net_timeout/
Dmain.c199 uint32_t delay; in ZTEST() local
214 delay = net_timeout_evaluate(&nto, now); in ZTEST()
215 zassert_equal(delay, NET_TIMEOUT_MAX_VALUE, in ZTEST()
226 /* Advance now by half the delay should return the remainder, in ZTEST()
229 delay = net_timeout_evaluate(&nto, now + half_max); in ZTEST()
230 zassert_equal(delay, NET_TIMEOUT_MAX_VALUE - half_max, in ZTEST()
241 /* Advance now by just below delay still doesn't change in ZTEST()
244 delay = net_timeout_evaluate(&nto, now + NET_TIMEOUT_MAX_VALUE - 1U); in ZTEST()
245 zassert_equal(delay, 1U, in ZTEST()
256 /* Advancing by the delay consumes the value of the delay. The in ZTEST()
[all …]
/Zephyr-Core-3.6.0/dts/bindings/auxdisplay/
Dhit,hd44780.yaml59 enable-line-rise-delay-us:
63 Delay time (in us) to wait after enable line rises before setting low.
66 enable-line-fall-delay-us:
70 Delay time (in us) to wait after enable line falls before sending
73 clear-command-delay-us:
77 Delay time (in us) to wait after issuing a clear command before sending
80 boot-delay-ms:
84 Delay time (in ms) to wait at boot time before sending a command (note:
85 this will delay startup of the whole application by this time, this
87 ready before it can be configured which without any delay would cause
Dsparkfun,serlcd.yaml14 command-delay = <10>;
15 special-command-delay = <50>;
38 command-delay-ms:
42 Delay in milliseconds (defaults to 10ms if not set) after a normal command was sent.
48 special-command-delay-ms:
52 Delay in milliseconds (defaults to 50ms if not set) after a special command was sent.
/Zephyr-Core-3.6.0/dts/bindings/bluetooth/
Dzephyr,bt-hci-spi.yaml25 If not specified no delay beyond the code path execution time is guaranteed.
27 controller-data-delay-us:
31 Duration to delay between reading a valid header and transceiving the data
32 associated with that header. This delay gives the controller time to configure
34 delay the host can attempt to read/write before the controller is ready,
36 The default of 20uS was chosen as the lowest delay that reliably eliminated double
/Zephyr-Core-3.6.0/samples/subsys/portability/cmsis_rtos_v1/philosophers/src/
Dmain.c98 static void print_phil_state(int id, const char *fmt, int32_t delay) in print_phil_state() argument
112 if (delay) { in print_phil_state()
114 delay < 1000 ? " " : "", delay); in print_phil_state()
126 * The random delay is unit-less, and is based on the philosopher's ID in get_random_delay()
130 int32_t delay = (k_uptime_get_32() / 100 * (id + 1)) & 0x1f; in get_random_delay() local
132 /* add 1 to not generate a delay of 0 */ in get_random_delay()
133 int32_t ms = (delay + 1) * period_in_ms; in get_random_delay()
160 int32_t delay; in philosopher() local
167 delay = get_random_delay(my_id, 25); in philosopher()
168 print_phil_state(my_id, " EATING [ %s%d ms ] ", delay); in philosopher()
[all …]
/Zephyr-Core-3.6.0/samples/posix/philosophers/src/
Dmain.c86 static void print_phil_state(int id, const char *fmt, int32_t delay) in print_phil_state() argument
106 if (delay) { in print_phil_state()
107 printk(fmt, delay < 1000 ? " " : "", delay); in print_phil_state()
118 int32_t delay; in get_random_delay() local
123 * The random delay is unit-less, and is based on the philosopher's ID in get_random_delay()
129 delay = (uptime / 100 * (id + 1)) & 0x1f; in get_random_delay()
131 /* add 1 to not generate a delay of 0 */ in get_random_delay()
132 ms = (delay + 1) * period_in_ms; in get_random_delay()
159 int32_t delay; in philosopher() local
166 delay = get_random_delay(my_id, 25); in philosopher()
[all …]
/Zephyr-Core-3.6.0/samples/subsys/portability/cmsis_rtos_v2/philosophers/src/
Dmain.c128 static void print_phil_state(int id, const char *fmt, int32_t delay) in print_phil_state() argument
139 if (delay) { in print_phil_state()
140 printk(fmt, delay < 1000 ? " " : "", delay); in print_phil_state()
151 * The random delay is unit-less, and is based on the philosopher's ID in get_random_delay()
155 int32_t delay = (k_uptime_get_32()/100 * (id + 1)) & 0x1f; in get_random_delay() local
157 /* add 1 to not generate a delay of 0 */ in get_random_delay()
158 int32_t ms = (delay + 1) * period_in_ms; in get_random_delay()
185 int32_t delay; in philosopher() local
192 delay = get_random_delay(my_id, 25); in philosopher()
193 print_phil_state(my_id, " EATING [ %s%d ms ] ", delay); in philosopher()
[all …]
/Zephyr-Core-3.6.0/dts/bindings/ieee802154/
Ddecawave,dw1000.yaml29 tx-ant-delay:
31 description: Transmitter antenna delay.
33 rx-ant-delay:
35 description: Receiver antenna delay.
/Zephyr-Core-3.6.0/dts/bindings/fpga/
Dlattice,ice40-fpga.yaml63 mhz-delay-count:
75 mhz-delay-count = <0>;
76 creset-delay-us:
79 Delay (in microseconds) between asserting CRESET_B and releasing CRESET_B.
81 creset-delay-us = <1>;
82 config-delay-us:
85 Delay (in microseconds) after releasing CRESET_B to clear internal configuration memory.
87 config-delay-us = <1200>;
/Zephyr-Core-3.6.0/soc/arm/st_stm32/common/
Dstm32cube_hal.c29 * @brief This function provides minimum delay (in milliseconds) based
31 * @param Delay: specifies the delay time length, in milliseconds.
34 void HAL_Delay(__IO uint32_t Delay) in HAL_Delay() argument
36 k_msleep(Delay); in HAL_Delay()
/Zephyr-Core-3.6.0/samples/philosophers/src/
Dmain.c100 static void print_phil_state(int id, const char *fmt, int32_t delay) in print_phil_state() argument
111 if (delay) { in print_phil_state()
112 printk(fmt, delay < 1000 ? " " : "", delay); in print_phil_state()
123 * The random delay is unit-less, and is based on the philosopher's ID in get_random_delay()
127 int32_t delay = (k_uptime_get_32()/100 * (id + 1)) & 0x1f; in get_random_delay() local
129 /* add 1 to not generate a delay of 0 */ in get_random_delay()
130 int32_t ms = (delay + 1) * period_in_ms; in get_random_delay()
160 int32_t delay; in philosopher() local
167 delay = get_random_delay(my_id, 25); in philosopher()
168 print_phil_state(my_id, " EATING [ %s%d ms ] ", delay); in philosopher()
[all …]
/Zephyr-Core-3.6.0/dts/bindings/memory-controllers/
Dst,stm32-fmc-sdram.yaml25 power-up-delay = <100>;
89 power-up-delay:
92 description: Power-up delay in microseconds.
138 - RPIPE: Delay, in fmc_ker_ck clock cycles, for reading data after CAS
148 - TMRD: Delay between a Load Mode Register command and an Active or
150 - TXSR: Delay from releasing the Self-refresh command to issuing the
155 - TRC: Delay between the Refresh command and the Activate command, as
156 well as the delay between two consecutive Refresh commands. It is
160 - TWP: Delay between a Write and a Precharge command in number of memory
162 - TRP: Delay between a Precharge command and another command in number
[all …]
/Zephyr-Core-3.6.0/drivers/counter/
Dcounter_timer_shell.c95 unsigned long delay = 0; in cmd_timer_oneshot() local
108 delay = shell_strtoul(argv[ARGV_ONESHOT_TIME], 10, &err); in cmd_timer_oneshot()
110 shell_error(shctx, "invalid delay parameter"); in cmd_timer_oneshot()
112 } else if (delay > MAX_DELAY) { in cmd_timer_oneshot()
113 shell_error(shctx, "delay out of range"); in cmd_timer_oneshot()
127 alarm_cfg.ticks = counter_us_to_ticks(timer_dev, (uint64_t)delay); in cmd_timer_oneshot()
150 unsigned long delay = 0; in cmd_timer_periodic() local
162 delay = shell_strtoul(argv[ARGV_PERIODIC_TIME], 10, &err); in cmd_timer_periodic()
164 shell_error(shctx, "invalid delay parameter"); in cmd_timer_periodic()
166 } else if (delay > MAX_DELAY) { in cmd_timer_periodic()
[all …]
/Zephyr-Core-3.6.0/tests/kernel/common/src/
Dboot_delay.c10 * @brief Test delay during boot
17 * @brief This module verifies the delay specified during boot.
34 /* compare this with the boot delay specified */ in ZTEST()
37 "boot delay not executed: %d < %d", in ZTEST()
/Zephyr-Core-3.6.0/drivers/timer/
Darcv2_timer0.c279 uint32_t delay; in sys_clock_set_timeout() local
284 /* Desired delay in the future in sys_clock_set_timeout()
289 delay = MAX(ticks * CYC_PER_TICK, MIN_DELAY); in sys_clock_set_timeout()
293 timer0_limit_register_set(delay - 1); in sys_clock_set_timeout()
310 uint32_t delay; in sys_clock_set_timeout()
335 * delay is at least the minimum delay possible. in sys_clock_set_timeout()
339 /* Desired delay in the future */ in sys_clock_set_timeout()
340 delay = ticks * CYC_PER_TICK; in sys_clock_set_timeout()
342 /* Round delay up to next tick boundary */ in sys_clock_set_timeout()
343 delay += unannounced; in sys_clock_set_timeout()
[all …]
/Zephyr-Core-3.6.0/dts/bindings/qspi/
Dnxp,s32-qspi.yaml43 sample-delay-half-cycle:
46 Set to use half-cycle early DQS delay when sampling received data.
153 Selects delay-chain for high frequency of operation.
161 Select the "n+1" interval of DLL phase detection and reference delay
176 a-dll-coarse-delay:
181 This field sets the number of delay elements in each delay tap. The field
182 is used to overwrite DLL-generated delay values.
186 a-dll-fine-delay:
191 This field sets the number of fine offset delay elements up to 16 in
201 Selects the Nth tap provided by the slave delay-chain.
/Zephyr-Core-3.6.0/dts/bindings/led_strip/
Dws2812.yaml33 The latch/reset delay is 250 us and it must be set using the reset-delay
56 reset-delay:
60 Minimum delay to wait (in microseconds) to make sure that the strip has
63 WS2812 datasheet states that a 50 microseconds delay is required, it seems
/Zephyr-Core-3.6.0/dts/bindings/power-domain/
Dpower-domain-gpio.yaml22 startup-delay-us:
27 off-on-delay-us:
30 description: Off delay time, in microseconds
/Zephyr-Core-3.6.0/subsys/net/l2/ethernet/gptp/
Dgptp_messages.h252 /** Source Port Id of the Path Delay Request. */
266 /** Source Port Id of the Path Delay Request. */
345 * @brief Prepare Path Delay Request message.
354 * @brief Prepare Path Delay Response message.
357 * @param req Path Delay Request to reply to.
374 * @brief Prepare Path Delay Response message.
377 * @param resp Related Path Delay Follow Up.
405 * @brief Handle Path Delay Request message.
413 * @brief Handle Path Delay Response message.
423 * @brief Handle Path Delay Follow Up message.
[all …]

12345678910>>...24