Home
last modified time | relevance | path

Searched full:mux (Results 1 – 25 of 187) sorted by relevance

12345678

/Zephyr-Core-3.5.0/drivers/console/
Dgsm_mux.c62 /* Mux parsing states */
80 /* Buf to use when TX mux packet (hdr + data). For RX it only contains
132 struct gsm_mux *mux; member
291 static bool gsm_mux_read_msg_len(struct gsm_mux *mux, uint8_t recv_byte) in gsm_mux_read_msg_len() argument
293 int value = mux->msg_len; in gsm_mux_read_msg_len()
298 mux->msg_len = value; in gsm_mux_read_msg_len()
332 LOG_DBG("[%p] DLCI %d data %s", dlci->mux, dlci->num, in gsm_dlci_process_data()
345 static struct gsm_dlci *gsm_dlci_get(struct gsm_mux *mux, uint8_t dlci_address) in gsm_dlci_get() argument
351 dlcis[i].mux == mux && in gsm_dlci_get()
360 static int gsm_mux_modem_send(struct gsm_mux *mux, const uint8_t *buf, size_t size) in gsm_mux_modem_send() argument
[all …]
Dgsm_mux.h20 void gsm_mux_recv_buf(struct gsm_mux *mux, uint8_t *buf, int len);
21 int gsm_mux_send(struct gsm_mux *mux, uint8_t dlci_address,
24 int gsm_mux_disconnect(struct gsm_mux *mux, k_timeout_t timeout);
31 int gsm_dlci_create(struct gsm_mux *mux,
39 void gsm_mux_detach(struct gsm_mux *mux);
DKconfig.gsm_mux15 int "Max number of GSM mux instances"
19 Usually we only need one GSM mux instance. You need to increase
55 int "Max number of pending GSM mux commands"
60 How many pending GSM mux commands can exists.
107 module-str = Log level for GSM 07.10 Mux driver
108 module-help = Sets log level for GSM 07.10 Mux Device Driver.
Duart_mux_internal.h28 * @param mux UART mux device structure.
36 int uart_mux_recv(const struct device *mux, struct gsm_dlci *dlci,
Duart_mux.c39 /* The UART mux contains information about the real UART. It will synchronize
48 /* GSM mux related to this UART */
49 struct gsm_mux *mux; member
51 /* Received data is routed from ISR to MUX API via ring buffer */
54 /* RX worker that passes data from RX ISR to GSM mux API */
79 /* UART Mux Driver Status Codes */
82 UART_MUX_CONFIGURED, /* UART mux configuration done */
83 UART_MUX_CONNECTED, /* UART mux connected */
84 UART_MUX_DISCONNECTED, /* UART mux connection lost */
96 /* This UART mux device */
[all …]
DKconfig272 string "UART mux device name template"
275 Device name template for the UART mux Devices. First device would
280 int "UART mux ring buffer size"
283 UART mux ring buffer size when passing data from RX ISR to worker
293 int "Number of UART mux devices (DLCIs)"
322 module-str = UART mux
/Zephyr-Core-3.5.0/include/zephyr/drivers/console/
Duart_mux.h9 * @brief Public APIs for UART MUX drivers
16 * @brief UART Mux Interface
17 * @defgroup uart_mux_interface UART Mux Interface
35 * the UART mux is attached properly.
37 * @param mux UART mux device
42 typedef void (*uart_mux_attach_cb_t)(const struct device *mux,
46 /** @brief UART mux driver API structure. */
56 * Attach the mux to this UART. The API will call the callback after
59 int (*attach)(const struct device *mux, const struct device *uart,
67 * @param mux UART mux device structure.
[all …]
/Zephyr-Core-3.5.0/drivers/pinctrl/
Dpinctrl_rv32m1.c24 #define PIN(mux) (((mux) & 0xFC00000) >> 22) argument
25 #define PORT(mux) (((mux) & 0xF0000000) >> 28) argument
26 #define PINCFG(mux) ((mux) & Z_PINCTRL_RV32M1_PCR_MASK) argument
38 uint16_t mux = PINCFG(pins[i]); in pinctrl_configure_pins() local
40 base->PCR[pin] = (base->PCR[pin] & (~Z_PINCTRL_RV32M1_PCR_MASK)) | mux; in pinctrl_configure_pins()
Dpinctrl_kinetis.c26 #define PIN(mux) (((mux) & 0xFC00000) >> 22) argument
27 #define PORT(mux) (((mux) & 0xF0000000) >> 28) argument
28 #define PINCFG(mux) ((mux) & Z_PINCTRL_KINETIS_PCR_MASK) argument
40 uint16_t mux = PINCFG(pins[i]); in pinctrl_configure_pins() local
42 base->PCR[pin] = (base->PCR[pin] & (~Z_PINCTRL_KINETIS_PCR_MASK)) | mux; in pinctrl_configure_pins()
Dpinctrl_stm32.c221 uint32_t pin, mux; in pinctrl_configure_pins() local
235 mux = pins[i].pinmux; in pinctrl_configure_pins()
240 if (STM32_DT_PINMUX_FUNC(mux) == ALTERNATE) { in pinctrl_configure_pins()
242 } else if (STM32_DT_PINMUX_FUNC(mux) == ANALOG) { in pinctrl_configure_pins()
244 } else if (STM32_DT_PINMUX_FUNC(mux) == GPIO_IN) { in pinctrl_configure_pins()
252 } else if (STM32_DT_PINMUX_FUNC(mux) == GPIO_OUT) { in pinctrl_configure_pins()
256 __ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux)); in pinctrl_configure_pins()
259 if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) { in pinctrl_configure_pins()
261 } else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) { in pinctrl_configure_pins()
263 } else if (STM32_DT_PINMUX_FUNC(mux) == STM32_GPIO) { in pinctrl_configure_pins()
[all …]
Dpinctrl_lpc_iocon.c14 #define OFFSET(mux) (((mux) & 0xFFF00000) >> 20) argument
15 #define TYPE(mux) (((mux) & 0xC0000) >> 18) argument
/Zephyr-Core-3.5.0/dts/bindings/test/
Dvnd,i2c-mux.yaml5 I2C mux
11 compatible: "vnd,i2c-mux"
16 description: I2C mux controller
17 compatible: "vnd,i2c-mux-controller"
/Zephyr-Core-3.5.0/include/zephyr/dt-bindings/pinctrl/
Drv32m1-pinctrl.h11 * @brief Specify PORTx->PCR register MUX field
15 * @param mux Alternate function number (0 to 7)
17 #define RV32M1_MUX(port, pin, mux) \ argument
20 (((mux) & 0x7) << 8))
Dnxp-s32-pinctrl.h15 * - 0..2: Output mux Source Signal Selection (MSCR.SSS)
16 * - 3..6: Input mux Source Signal Selection (IMCR.SSS)
68 * @param mscr_sss Output mux Source Signal Selection (MSCR.SSS)
70 * @param imcr_sss Input mux Source Signal Selection (IMCR.SSS)
/Zephyr-Core-3.5.0/soc/arm/nxp_imx/rt/
Dsoc_rt11xx.c227 rootCfg.mux = kCLOCK_M7_ClockRoot_MuxOscRc48MDiv2; in clock_init()
231 rootCfg.mux = kCLOCK_M7_SYSTICK_ClockRoot_MuxOscRc48MDiv2; in clock_init()
237 rootCfg.mux = kCLOCK_M4_ClockRoot_MuxOscRc48MDiv2; in clock_init()
241 rootCfg.mux = kCLOCK_BUS_LPSR_ClockRoot_MuxOscRc48MDiv2; in clock_init()
308 rootCfg.mux = kCLOCK_M7_ClockRoot_MuxArmPllOut; in clock_init()
315 rootCfg.mux = kCLOCK_M4_ClockRoot_MuxSysPll3Out; in clock_init()
320 rootCfg.mux = kCLOCK_M4_ClockRoot_MuxSysPll3Pfd3; in clock_init()
328 rootCfg.mux = kCLOCK_BUS_ClockRoot_MuxSysPll2Pfd3; in clock_init()
333 rootCfg.mux = kCLOCK_BUS_ClockRoot_MuxSysPll3Out; in clock_init()
340 rootCfg.mux = kCLOCK_BUS_LPSR_ClockRoot_MuxSysPll3Out; in clock_init()
[all …]
Dlpm_rt1064.c55 static void clock_set_mux(clock_mux_t mux, uint32_t value) in clock_set_mux() argument
59 busy_shift = (uint32_t)CCM_TUPLE_BUSY_SHIFT(mux); in clock_set_mux()
60 CCM_TUPLE_REG(CCM, mux) = (CCM_TUPLE_REG(CCM, mux) & (~CCM_TUPLE_MASK(mux))) | in clock_set_mux()
61 (((uint32_t)((value) << CCM_TUPLE_SHIFT(mux))) & CCM_TUPLE_MASK(mux)); in clock_set_mux()
229 /* PERCLK mux to IPG CLK */ in clock_full_power()
231 /* MUX to ENET_500M (RT1010-1024) / ARM_PODF (RT1050-1064) */ in clock_full_power()
233 /* PERIPH mux to periph clock 2 output */ in clock_full_power()
251 /* Switch peripheral mux to 24MHz source */ in clock_low_power()
260 /* FLEXSPI1 mux to PLL3 PFD0 BYPASS */ in clock_low_power()
264 /* FLEXSPI2 mux to PLL3 PFD0 BYPASS */ in clock_low_power()
[all …]
/Zephyr-Core-3.5.0/boards/arm/arty/
Dboard.c22 struct gpio_dt_spec mux = GPIO_DT_SPEC_GET(DAPLINK_QSPI_MUX_NODE, mux_gpios); in board_daplink_qspi_mux_select() local
38 if (!gpio_is_ready_dt(&mux)) { in board_daplink_qspi_mux_select()
39 LOG_ERR("DAPLink QSPI MUX GPIO device not ready"); in board_daplink_qspi_mux_select()
43 err = gpio_pin_configure_dt(&mux, flags); in board_daplink_qspi_mux_select()
45 LOG_ERR("failed to configure DAPLink QSPI MUX GPIO (err %d)", in board_daplink_qspi_mux_select()
/Zephyr-Core-3.5.0/boards/arm/arty/dts/bindings/
Darm,daplink-qspi-mux.yaml6 compatible: "arm,daplink-qspi-mux"
17 mux-gpios:
/Zephyr-Core-3.5.0/dts/bindings/pinctrl/
Dti,k3-pinctrl.yaml16 mux_mode - The mux mode for the pin, MUX_MODE_0 -> MUX_MODE_9.
18 The default UART0_RX pin is located at 0x000f41c8 (mux mode 0).
Dnxp,imx-iomuxc.yaml23 description: MCUX RT pin mux option
29 An array of values defining the pin mux selection, in the following format:
31 mux_register: register that will be written to to make mux selection
/Zephyr-Core-3.5.0/tests/kernel/device/src/
Dmain.c88 const struct device *mux; in ZTEST_USER() local
92 mux = device_get_binding(name); in ZTEST_USER()
93 zassert_true(mux != NULL); in ZTEST_USER()
106 const struct device *mux; in ZTEST_USER() local
110 mux = device_get_binding(name); in ZTEST_USER()
111 zassert_true(mux == NULL); in ZTEST_USER()
127 const struct device *mux; in ZTEST_USER() local
130 mux = device_get_binding(drv_name); in ZTEST_USER()
131 zassert_equal(mux, 0); in ZTEST_USER()
/Zephyr-Core-3.5.0/dts/arm/nuvoton/npcx/npcx7/
Dnpcx7-alts-map.dtsi7 /* Common pin-mux configurations in npcx family */
10 /* Specific pin-mux configurations in npcx7 series */
/Zephyr-Core-3.5.0/dts/bindings/dac/
Despressif,esp32-dac.yaml8 RTCIO mux, which is separated from the main IO mux.
/Zephyr-Core-3.5.0/dts/bindings/i2c/
Dti,tca954x-base.yaml4 # Common fields for TI TCA954X I2C mux family
14 mux: tca9546a@77 {
/Zephyr-Core-3.5.0/soc/arc/snps_arc_iot/
Dsysconf.h45 volatile uint32_t PMOD_MUX; /* PMOD IO mux */
46 volatile uint32_t ARDUINO_MUX; /* arduino IO mux */
111 /* pmode mux definition */
116 /* arduino mux definition */

12345678