Home
last modified time | relevance | path

Searched defs:reg (Results 1 – 15 of 15) sorted by relevance

/hal_nordic-latest/nrfx/hal/
Dnrf_vpr_csr.h419 uint32_t reg = nrf_csr_read(VPRCSR_MCOUNTINHIBIT); in nrf_vpr_csr_machine_cycle_counter_enable_set() local
430 uint32_t reg = nrf_csr_read(VPRCSR_MCOUNTINHIBIT); in nrf_vpr_csr_machine_cycle_counter_enable_check() local
442 uint32_t reg = nrf_csr_read(VPRCSR_MCOUNTINHIBIT); in nrf_vpr_csr_machine_instruction_counter_enable_set() local
453 uint32_t reg = nrf_csr_read(VPRCSR_MCOUNTINHIBIT); in nrf_vpr_csr_machine_instruction_counter_enable_check() local
465 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICCTRL); in nrf_vpr_csr_rtperiph_enable_set() local
483 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICCTRL); in nrf_vpr_csr_remap_enable_set() local
501 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICCTRL); in nrf_vpr_csr_cnt_irq_enable_set() local
520 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICCTRL); in nrf_vpr_csr_ram_prio_enable_set() local
539 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICSLEEPCTRL); in nrf_vpr_csr_sleep_state_set() local
555 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_VPRNORDICSLEEPCTRL); in nrf_vpr_csr_return_to_sleep_set() local
[all …]
Dnrf_gpio.h987 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_cfg() local
1023 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_reconfigure() local
1165 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_dir_set() local
1173 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_set() local
1181 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_clear() local
1189 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_toggle() local
1226 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_read() local
1238 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_out_read() local
1246 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_sense_get() local
1255 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_dir_get() local
[all …]
Dnrf_vpr_csr_vio.h877 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_OUTMODE); in nrf_vpr_csr_vio_mode_out_get() local
887 uint32_t reg = ((uint32_t)p_mode->mode << VPRCSR_NORDIC_OUTMODE_MODE_Pos) | in nrf_vpr_csr_vio_mode_out_set() local
896 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_OUTMODEB); in nrf_vpr_csr_vio_mode_out_buffered_get() local
907 uint32_t reg = ((uint32_t)p_mode->mode << VPRCSR_NORDIC_OUTMODEB_MODE_Pos) | in nrf_vpr_csr_vio_mode_out_buffered_set() local
917 uint32_t reg = ((p_shift_ctrl->shift_count << VPRCSR_NORDIC_SHIFTCTRLB_SHIFTCNTB_VALUE_Pos) in nrf_vpr_csr_vio_shift_ctrl_buffered_set() local
932 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_SHIFTCTRLB); in nrf_vpr_csr_vio_shift_ctrl_buffered_get() local
946 uint32_t reg = nrf_csr_read(VPRCSR_NORDIC_RTPERIPHCTRL); in nrf_vpr_csr_vio_config_get() local
958 uint32_t reg = (p_config->clk_polarity << VPRCSR_NORDIC_RTPERIPHCTRL_CLOCKPOLARITY_Pos) | in nrf_vpr_csr_vio_config_set() local
Dnrf_tampc.h1741 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type * reg = in nrf_tampc_protector_ctrl_value_set() local
1758 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type const * reg = in nrf_tampc_protector_ctrl_value_get() local
1770 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type * reg = in nrf_tampc_protector_ctrl_lock_set() local
1787 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type const * reg = in nrf_tampc_protector_ctrl_lock_get() local
1798 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type const * reg = in nrf_tampc_protector_status_check() local
1809 NRF_TAMPC_PROTECT_ACTIVESHIELD_Type * reg = in nrf_tampc_protector_status_clear() local
Dnrf_hsfll.h409 uint32_t reg = p_reg->CLOCKSTATUS; in nrf_hsfll_status_clk_get() local
467 uint32_t reg = p_reg->CLOCKCTRL.MODE; in nrf_hsfll_clkctrl_mode_get() local
Dnrf_vpr_csr_vtim.h272 uint32_t reg; in nrf_vpr_csr_vtim_simple_counter_top_set() local
Dnrf_auxpll.h482 uint32_t reg = p_reg->CONFIG.CFGSTATIC; in nrf_auxpll_config_get() local
Dnrf_rramc.h725 uint32_t reg = p_reg->REGION[region].CONFIG; in nrf_rramc_region_config_get() local
Dnrf_uicr.h764 uint32_t reg = p_reg->BOOTCONF; in nrf_uicr_boot_region_config_get() local
Dnrf_qspi.h954 uint32_t reg = 0; in nrf_qspi_cinstrdata_set() local
/hal_nordic-latest/nrfs/include/services/
Dnrfs_diag.h30 } reg; /** Register request. */ member
/hal_nordic-latest/nrfs/include/internal/services/
Dnrfs_diag.h41 diag_reg_access_t reg; /**< Register access. */ member
Dnrfs_pmic.h122 pmic_reg_access_t reg; /**< PMIC register access. */ member
/hal_nordic-latest/drivers/nrf_802154/sl/sl_opensource/src/
Dnrf_802154_sl_fem.c58 nrf_radio_txpower_t reg; member
/hal_nordic-latest/drivers/nrf_802154/driver/src/
Dnrf_802154_trx.c302 uint32_t reg = mpsl_tx_power_dbm_to_radio_register_convert(txpower); in txpower_set() local