Home
last modified time | relevance | path

Searched defs:pass_interrupt_sar_1_IRQn (Results 1 – 25 of 42) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy8c6144fmi_s4f73.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144fmi_s4f93.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144fmq_s4f93.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144lqi_s4f12.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144lqi_s4f62.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144lqi_s4f82.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144lqi_s4f92.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144lqq_s4f92.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f12.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f83.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f92.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azq_s4f93.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144fmi_s4f03.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144fmi_s4f53.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f62.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f82.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azi_s4f93.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6144azq_s4f92.h94 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c4588azi_h676.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c4588azi_h685.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6244azq_s4d92.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6244fmi_s4d73.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6244fmi_s4d93.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6244fmq_s4d93.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator
Dcy8c6244lqq_s4d92.h277 pass_interrupt_sar_1_IRQn = 40, /*!< 40 [DeepSleep] SAR ADC1 interrupt */ enumerator

12