Home
last modified time | relevance | path

Searched defs:mec_espi_mem_regs (Results 1 – 2 of 2) sorted by relevance

/hal_microchip-latest/mec5/devices/common/
Dmec5_espi_mem_v1_4.h72 typedef struct mec_espi_mem_regs { /*!< (@ 0x400F3800) MEC_ESPI_MEM Structure … struct
73 __IM uint32_t RESERVED[76];
74 …_EC_MEM_BAR_Type EC_MEM_BAR[10];/*!< (@ 0x00000130) Memory BAR LDN and memory address mask. EC-only
76 __IM uint32_t RESERVED1[6];
77 …SRAM_BAR_Type EC_SRAM_BAR[2];/*!< (@ 0x000001AC) SRAM Memory BAR valid, access, size, and EC memory
79 __IM uint32_t RESERVED2[16];
80 … /*!< (@ 0x00000200) eSPI Memory Component Bus Master Status register */
81 …BM_IEN; /*!< (@ 0x00000204) eSPI Memory Component Bus Master Interrupt Enable
83 …t BM_CONFIG; /*!< (@ 0x00000208) eSPI Memory Component Bus Master Configuration
85 __IM uint32_t RESERVED3;
[all …]
Dmec5_espi_mem_v1_5.h70 typedef struct mec_espi_mem_regs { /*!< (@ 0x400F3800) MEC_ESPI_MEM Structure … struct
71 __IM uint32_t RESERVED[76];
72 …_EC_MEM_BAR_Type EC_MEM_BAR[10];/*!< (@ 0x00000130) Memory BAR LDN and memory address mask. EC-only
74 __IM uint32_t RESERVED1[6];
75 …SRAM_BAR_Type EC_SRAM_BAR[2];/*!< (@ 0x000001AC) SRAM Memory BAR valid, access, size, and EC memory
77 __IM uint32_t RESERVED2[16];
78 … /*!< (@ 0x00000200) eSPI Memory Component Bus Master Status register */
79 …BM_IEN; /*!< (@ 0x00000204) eSPI Memory Component Bus Master Interrupt Enable
81 …t BM_CONFIG; /*!< (@ 0x00000208) eSPI Memory Component Bus Master Configuration
83 __IM uint32_t RESERVED3;
[all …]